Compiler Infrastructure for Specializing Domain-Specific Memory Templates

Specialized hardware accelerators are becoming important for more and more applications. Thanks to specialization, they can achieve high performance and energy efficiency but their design is complex and time consuming. This problem is exacerbated when large amounts of data must be processed, like in modern big data and machine learning applications. The designer has not only to optimize the accelerator logic but also produce efficient memory architectures. To simplify this process, we propose a multi-level compilation flow that specializes a domain-specific memory template to match data, application, and technology requirements.

[1]  Joseph Manzano,et al.  SODA: a New Synthesis Infrastructure for Agile Hardware Design of Machine Learning Accelerators , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[2]  Adrian Sampson,et al.  A compiler infrastructure for accelerator generators , 2021, ASPLOS.

[3]  Jason Cong,et al.  High-Level Synthesis for FPGAs: From Prototyping to Deployment , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Marco Minutoli,et al.  Enabling the high level synthesis of data analytics accelerators , 2016, 2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[5]  Christian Pilato,et al.  Agile SoC Development with Open ESP : Invited Paper , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[6]  Fabrizio Ferrandi,et al.  A design methodology to implement memory accesses in High-Level Synthesis , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[7]  Kunle Olukotun,et al.  Spatial: a language and compiler for application accelerators , 2018, PLDI.

[8]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[9]  Gu-Yeon Wei,et al.  Co-designing accelerators and SoC interfaces using gem5-Aladdin , 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[10]  William J. Dally,et al.  Domain-specific hardware accelerators , 2020, Commun. ACM.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Platform-Based Design and Software Design Methodology for Embedded Systems , 2001, IEEE Des. Test Comput..

[12]  Gianluca Palermo,et al.  EVEREST: A design environment for extreme-scale big data analytics on heterogeneous platforms , 2021, 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Fabrizio Ferrandi,et al.  Bambu: A modular framework for the high level synthesis of memory-intensive applications , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[14]  Onur Mutlu,et al.  Intelligent Architectures for Intelligent Machines , 2020, 2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[15]  Uday Bondhugula,et al.  MLIR: A Compiler Infrastructure for the End of Moore's Law , 2020, ArXiv.

[16]  Yu Ting Chen,et al.  A Survey and Evaluation of FPGA High-Level Synthesis Tools , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Luca P. Carloni,et al.  System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.