Low-cost and Universal Secure Scan: a Design- Architecture for Crypto Chips

Scan based design-for-test is a powerful testing scheme, but it can be used to retrieve secrets stored inside a crypto device. In this paper, we propose a novel scan based DFT architecture called secure scan that maintains the high test quality without compromising the security. Moreover our proposition is universal and can be easily implemented as an extension of the standard scan chain architecture. Apart from presenting our proposal we analyse its implementation complexity, test's efficiency impact and gained security level

[1]  Francis Olivier,et al.  Electromagnetic Analysis: Concrete Results , 2001, CHES.

[2]  Alex Biryukov,et al.  Real Time Cryptanalysis of A5/1 on a PC , 2000, FSE.

[3]  Michel Renovell,et al.  Scan Design and Secure Chip , 2004, IOLTS.

[4]  Ramesh Karri,et al.  Secure scan: a design-for-test architecture for crypto chips , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Ramesh Karri,et al.  Secure Scan: A Design-for-Test Architecture for Crypto Chips , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  M. Renovell,et al.  Scan design and secure chip [secure IC testing] , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[7]  Eli Biham,et al.  Cryptanalysis of the A5/1 GSM Stream Cipher , 2000, INDOCRYPT.

[8]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[9]  P. Kocher,et al.  Differential power analysis, advances in cryptology-CRYPTO'99 , 1999 .

[10]  Eli Biham,et al.  Differential Fault Analysis of Secret Key Cryptosystems , 1997, CRYPTO.