Predictable bytecode cache with prefetch mechanism for a java processor
暂无分享,去创建一个
A time predictable bytecode cache with prefetch mechanism is proposed. It lets the CPU execute 4-byte per 2.42 cycles averagely. This leaves lots of time for prefetching. For each basic block, the time of prefetching and bytecode consumption can be computed accurately. Thus, the cache miss can be figured out in advance. It makes WCET analysis possible. Furthermore, this approach can be used in the method cache proposed in JOP that is time predictable with the miss only occurs on invoke and return. It deducts the time delay on invoke and return without changing any other properties of the method cache.
[1] Wenbo Xu,et al. Real-time Java processor optimized for RTSJ , 2007, SAC '07.
[2] Martin Schoeberl,et al. JOP: A Java Optimized Processor for Embedded Real-Time Systems , 2008 .
[3] K. Shyamala,et al. Instruction prefetching using Basicblock prediction , 2008, 2008 International Conference on Electronic Design.
[4] Chung-Ping Chung,et al. Instruction cache prefetching directed by branch prediction , 1999 .