A 0.1–1.5GHz harmonic rejection receiver front-end with hybrid 8 phase LO generator, phase ambiguity correction and vector gain calibration

A 0.1-1.5GHz harmonic rejection (HR) receiver front-end is presented. A flexible HR mixer is proposed to correct phase ambiguity, and a vector gain calibration is used to eliminate the gain/phase mismatch and improve the HR ratio. With the proposed hybrid 8 phase local oscillating (LO) generator, the highest carrier frequency from the frequency synthesizer is only twice of the desired LO frequency. The HR receiver has been implemented in 65nm CMOS. With 1.8mm2 core chip area and 5.4-24.5mA current consumption from a 1.2V power supply, the receiver achieves 85dB conversion gain, 4.3dB NF, +13dBm/+14dBm IB/OB-IIP3, >54/56 dB HR3/HR5 with 30-40dB improvement by calibration, and 2.3% EVM with 32QAM modulation signal.

[1]  Ranjit Gharpurey,et al.  Design and Analysis of Harmonic Rejection Mixers With Programmable LO Frequency , 2013, IEEE Journal of Solid-State Circuits.

[2]  T. R. Viswanathan,et al.  Harmonic Rejection Mixing Techniques Using Clock-Gating , 2013, IEEE Journal of Solid-State Circuits.

[3]  Serge Toutain,et al.  A 60 dB Harmonic Rejection Mixer for Digital Terrestrial TV Tuner , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Hossein Hashemi,et al.  A 0.5-to-3 GHz software-defined radio receiver using sample domain signal processing , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[5]  Baoyong Chi,et al.  A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS , 2013 .

[6]  Chun-Geik Tan,et al.  A Multiband Mobile Analog TV Tuner SoC With 78-dB Harmonic Rejection and GSM Blocker Detection in 65-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[7]  Stefan Back Andersson,et al.  Wideband SAW-Less Receiver Front-End With Harmonic Rejection Mixer in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.