A combined two's complement and floating-point comparator

This paper presents the design of a combined two's complement and IEEE 754-compliant floating-point comparator. Unlike previous designs, this comparator incorporates both operand types into one unit, while still maintaining low area and high speed. The comparator design uses a novel magnitude comparator with logarithmic delay, plus additional logic to handle both two's complement and floating point operands. The comparator fully supports 32-bit and 64-bit floating-point comparisons, as defined in the IEEE 754 standard, as well as 32-bit and 64-bit two's complement comparisons. Area and delay estimates are presented for designs implemented in AMI C5N 0.5 /spl mu/m CMOS technology.

[1]  James E. Stine,et al.  A standard cell library for student projects , 2003, Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03.

[2]  David Harris,et al.  Skew-Tolerant Circuit Design , 2000 .

[3]  Javier D. Bruguera,et al.  A novel design of a two operand normalization circuit , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  David L. Weaver,et al.  The SPARC Architecture Manual , 2003 .

[6]  David L Weaver,et al.  The SPARC architecture manual : version 9 , 1994 .

[7]  N. S. Barnett,et al.  Private communication , 1969 .

[8]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[9]  Eric M. Schwarz.  Revisions to the IEEE 754 standard for floating-point arithmetic , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[10]  William Kahan,et al.  Lecture Notes on the Status of IEEE Standard 754 for Binary Floating-Point Arithmetic , 1996 .

[11]  E.S. Fetzer,et al.  A fully-bypassed 6-issue integer datapath and register file on an Itanium microprocessor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Tero Sillanpaeae,et al.  Comparator Circuit , 2002, Tolerance Analysis of Electronic Circuits Using MATHCAD.

[13]  Fumio Murabayashi,et al.  3.3-V BiCMOS circuit techniques for a 120-MHz RISC microprocessor , 1994 .

[14]  Jennifer Eyre,et al.  DSP Processors Hit the Mainstream , 1998, Computer.