A dual voltage-frequency VLSI chip for image watermarking in DCT domain

In this brief, we present a new VLSI architecture that can insert invisible or visible watermarks in images in the discrete cosine transform domain. The proposed architecture incorporates low-power techniques such as dual voltage, dual frequency, and clock gating to reduce the power consumption and exploits pipelining and parallelism extensively in order to achieve high performance. The supply voltage level and the operating frequency are chosen for each module so as to maintain the required bandwidth and throughput match among the different modules. A prototype VLSI chip was designed and verified using various Cadence and Synopsys tools based on TSMC 0.25-/spl mu/m technology with 1.4 M transistors and 0.3 mW of estimated dynamic power.

[1]  Ingemar J. Cox,et al.  Secure spread spectrum watermarking for multimedia , 1997, IEEE Trans. Image Process..

[2]  J. Vandewege,et al.  Implementation of a real-time digital watermarking process for broadcast monitoring on a TriMedia VLIW processor , 2000 .

[3]  Minerva M. Yeung,et al.  Effective and ineffective digital watermarks , 1997, Proceedings of International Conference on Image Processing.

[4]  Saraju P. Mohanty,et al.  A VLSI architecture for visible watermarking in a secure still digital camera (S/sup 2/DC) design (Corrected)* , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  S. Mohanty,et al.  A VLSI Architecture for Visible Watermarking in a Secure Still Digital Camera ( S 2 DC ) Design , 2005 .

[6]  Ranga Vemuri,et al.  An effective design system for dynamically reconfigurable architectures , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[7]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[8]  Alexandru ISAR.  DIGITAL WATERMARKING OF IMAGES AND WAVELETS , 2002 .

[9]  Peter J. Ashenden,et al.  The Designer's Guide to VHDL , 1995 .

[10]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  Deepa Kundur,et al.  Hardware implementation perspectives of digital video watermarking algorithms , 2003, IEEE Trans. Signal Process..

[12]  Annajirao Garimella,et al.  VLSI implementation of online digital watermarking technique with difference encoding for 8-bit gray scale images , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[13]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[14]  Mohan S. Kankanhalli,et al.  A DCT domain visible watermarking technique for images , 2000, 2000 IEEE International Conference on Multimedia and Expo. ICME2000. Proceedings. Latest Advances in the Fast Changing World of Multimedia (Cat. No.00TH8532).

[15]  Saraju P. Mohanty,et al.  A VLSI architecture for watermarking in a secure still digital camera (S/sup 2/DC) design , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Karen Miller.  An Assembly Language Introduction to Computer Architecture: Using the Intel Pentium , 1999 .