Diagnosis of Performance Limiting Segments in Integrated Circuits Using Path Delay Measurements

An approach capable of identifying the locations of distributed small delay defects, arising due to manufacturing aberrations, is proposed. It is shown that the proposed formulation can be transformed into a Boolean satisfiability form to be solved by any satisfiability solver. The approach is capable of providing a small number of alternative sets of potential defective segments, and one of the solutions is the actual defect configuration. This is shown to be a very important property toward the effective identification of the defective segments. Experimental analysis on International symposium on circuits and systems and International Test Conference benchmark suites show that the proposed approach is highly scalable and identifies the location of multiple delay defects.

[1]  Niklas Sörensson,et al.  An Extensible SAT-solver , 2003, SAT.

[2]  Sachin S. Sapatnekar,et al.  Synthesizing a representative critical path for post-silicon delay prediction , 2009, ISPD '09.

[3]  John J. Shedletsky,et al.  An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.

[4]  Mark Mohammad Tehranipoor,et al.  Test and Diagnosis for Small-Delay Defects , 2011 .

[5]  Spyros Tragoudas,et al.  Diagnosis of small delay defects arising due to manufacturing imperfections using path delay measurements , 2013, International Symposium on Quality Electronic Design (ISQED).

[6]  Albert Oliveras,et al.  Cardinality Networks and Their Applications , 2009, SAT.

[7]  Jacob A. Abraham,et al.  Delay defect diagnosis methodology using path delay measurements , 2011, 2011 International Symposium on Integrated Circuits.

[8]  Edward Flanigan.  SCALABLE TEST GENERATION FOR PATH DELAY FAULTS , 2009 .

[9]  Lin Xie,et al.  Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations , 2010, Design Automation Conference.

[10]  Spyros Tragoudas,et al.  Diagnosis of segment delay defects with current sensing , 2014, 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[11]  Mark Mohammad Tehranipoor,et al.  A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[12]  Rolf Drechsler.  BiTeS: a BDD based test pattern generator for strong robust path delay faults , 1994, EURO-DAC '94.

[13]  Spyros Tragoudas,et al.  Enhanced Identification of Strong Robustly Testable Paths , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[14]  Weimin Wu,et al.  ASIG: An all-solution SAT solver for CNF formulas , 2009, 2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics.

[15]  Ying-Yen Chen,et al.  Diagnosis framework for locating failed segments of path delay faults , 2005, IEEE International Conference on Test, 2005..

[16]  Hideo Ito,et al.  A Delay Measurement Technique Using Signature Registers , 2009, 2009 Asian Test Symposium.

[17]  Carsten Sinz,et al.  Towards an Optimal CNF Encoding of Boolean Cardinality Constraints , 2005, CP.

[18]  Hao Wang,et al.  An improved all-solution SAT solver , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[19]  Spyros Tragoudas,et al.  Identification of Delay Measurable PDFs Using Linear Dependency Relationships , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.