Rational time-advance DEVS (RTA-DEVS)

This paper introduces a new extension to the DEVS formalism, called Rational Time-Advance DEVS. The basic idea of this new formalism is to permit modeling the behavior of systems that can be modeled by classical DEVS; however, RTA-DEVS models could be formally checked with standard model-checking algorithms and tools. In order to do so, we introduce a procedure to create Timed Automata models that are behaviorally equivalent to the original RTA-DEVS models. This therefore, enables the use of the available TA tools and theories for formal model checking.

[1]  Kyu Ho Park,et al.  A Real-Time Discrete Event System Specification Formalism for Seamless Real-Time Software Development , 1997, Discret. Event Dyn. Syst..

[2]  Kedi Huang,et al.  Equivalent Semantic Translation from Parallel DEVS Models to Time Automata , 2007, International Conference on Computational Science.

[3]  Wang Yi,et al.  Timed Automata: Semantics, Algorithms and Tools , 2003, Lectures on Concurrency and Petri Nets.

[4]  Tag Gon Kim,et al.  Application of Real-Time DEVS to Analysis of Safety-Critical Embedded Control Systems: Railroad Crossing Control Example , 2005, Simul..

[5]  Frédéric Châne,et al.  Simulation and verification II: from timed automata to DEVS models , 2003, WSC '03.

[6]  Edmund M. Clarke,et al.  The Birth of Model Checking , 2008, 25 Years of Model Checking.

[7]  Patricia Bouyer,et al.  On Conciseness of Extensions of Timed Automata , 2005, J. Autom. Lang. Comb..

[8]  Angelo Furfaro,et al.  Embedded Control Systems Design based on RT-DEVS and temporal analysis using UPPAAL , 2008, 2008 International Multiconference on Computer Science and Information Technology.

[9]  Rajeev Alur,et al.  Model Checking: From Tools to Theory , 2008, 25 Years of Model Checking.

[10]  J.-L. Paillet,et al.  From timed automata to DEVS models , 2003, Proceedings of the 2003 Winter Simulation Conference, 2003..

[11]  Bernard P. Zeigler,et al.  Reachability Graph of Finite and Deterministic DEVS Networks , 2009, IEEE Transactions on Automation Science and Engineering.

[12]  Tag Gon Kim,et al.  Timed I/O Test Sequences for Discrete Event Model Verification , 2004, AIS.

[13]  Paul Gastin,et al.  Characterization of the Expressive Power of Silent Transitions in Timed Automata , 1998, Fundam. Informaticae.

[14]  Gabriel A. Wainer,et al.  Verification of real-time DEVS models , 2009, SpringSim '09.

[15]  Gabriel A. Wainer,et al.  Towards the Verification and Validation of DEVS Models , 2005 .

[16]  Luca Aceto,et al.  Reactive Systems: Modelling, Specification and Verification , 2007 .

[17]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[18]  Bernard P. Zeigler,et al.  Theory of modeling and simulation , 1976 .

[19]  Equipo Docente,et al.  Modeling State-Based DEVS Models in CD + + , 2004 .

[20]  Angelo Furfaro,et al.  A development methodology for embedded systems based on RT-DEVS , 2009, Innovations in Systems and Software Engineering.

[21]  Norbert Giambiasi,et al.  A formal verification approach for DEVS , 2007, SCSC.

[22]  Joseph S. Miller.  Decidability and Complexity Results for Timed Automata and Semi-linear Hybrid Automata , 2000, HSCC.