A Statistical Theory of Digital Circuit Testability

A relation between the average fault coverage and circuit testability is developed. The statistical formulation allows computation of coverage for deterministic and random vectors. The following applications of this analysis are discussed: determination of circuit testability from fault simulation, coverage prediction from testability analysis, prediction of test length, and test generation by fault sampling. >

[1]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[2]  Sunil Jain,et al.  Statistical Fault Analysis , 1985, IEEE Design & Test of Computers.

[3]  Thomas Williams,et al.  Test Length in a Self-Testing Environment , 1985, IEEE Design & Test of Computers.

[4]  Dhiraj K. Pradhan,et al.  Aliasing Probability for Multiple Input Signature Analyzer , 1990, IEEE Trans. Computers.

[5]  Vishwani D. Agrawal,et al.  Test generation by fault sampling , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[6]  Vishwani D. Agrawal,et al.  A theory of testability with application to fault coverage analysis , 1989, [1989] Proceedings of the 1st European Test Conference.

[7]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[8]  Michael H. Schulz,et al.  Advanced automatic test pattern generation and redundancy identification techniques , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.