Design and High-Speed Demonstration of Single-Flux-Quantum Bit-Serial Floating-Point Multipliers Using a 10kA/cm2 Nb Process

[1]  Y. Yamanashi,et al.  Design, Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Multiplier , 2009, IEEE Transactions on Applied Superconductivity.

[2]  Kazuaki Murakami,et al.  Proposal of a Desk-Side Supercomputer with Reconfigurable Data-Paths Using Rapid Single-Flux-Quantum Circuits , 2008, IEICE Trans. Electron..

[3]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[4]  Naofumi Takagi,et al.  Single-flux-quantum integer multiplier with systolic array structure , 2006 .

[5]  Yuki Yamanashi,et al.  100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process , 2010, IEICE Trans. Electron..

[6]  Donald J. Patterson,et al.  Computer organization and design: the hardware-software interface (appendix a , 1993 .

[7]  Y. Yamanashi,et al.  Design and Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Adders , 2009, IEEE Transactions on Applied Superconductivity.

[8]  N. Yoshikawa,et al.  An Operand Routing Network for an SFQ Reconfigurable Data-Paths Processor , 2009, IEEE Transactions on Applied Superconductivity.

[9]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[10]  Shuichi Nagasawa,et al.  Development of advanced Nb process for SFQ circuits , 2004 .

[11]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.