Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array

We present an electrical diagnosis methodology for a variety of wearout mechanisms, including back-end time-dependent dielectric breakdown (TDDB), electromigration, stress-induced voiding, gate oxide TDDB, and bias temperature instability, in an SRAM array. First, the built-in self-test (BIST) system detects wearout and identifies the locations of the faulty cells. Next, the physical location of the failure sites within SRAM cells is determined. There are some fault sites for different mechanisms which result in exactly the same electrical failure signature. For these faulty sites, the cause of failure probabilities for each wearout mechanism is estimated by matching the observed failure rate from BIST and the failure rate distribution computed by simulation and as a function of circuit use scenarios. The estimation of wearout distributions is helpful in determining the wearout limiting mechanisms in the field.

[1]  Wojciech Maly,et al.  Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testing , 1993, IEEE Design & Test of Computers.

[2]  Linda S. Milor,et al.  Reliable cache design with on-chip monitoring of NBTI degradation in SRAM cells using BIST , 2010, 2010 28th VLSI Test Symposium (VTS).

[3]  Chang-Chih Chen,et al.  Diagnosis of resistive-open defects due to electromigration and stress-induced voiding in an SRAM array , 2014, 2014 IEEE International Integrated Reliability Workshop Final Report (IIRW).

[4]  C. C. Lee,et al.  A study of Cu/Low-k stress-induced voiding at via bottom and its microstructure effect , 2006, Microelectron. Reliab..

[5]  Linda S. Milor,et al.  Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Cheng-Wen Wu,et al.  A Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories , 2007, 16th Asian Test Symposium (ATS 2007).

[7]  Chang-Chih Chen,et al.  System-level modeling and reliability analysis of microprocessor systems , 2013, 5th IEEE International Workshop on Advances in Sensors and Interfaces IWASI.

[8]  Georg Georgakos,et al.  Impact of negative and positive bias temperature stress on 6T-SRAM cells , 2009 .

[9]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Linda Milor,et al.  NBTI resistant SRAM design , 2011, 2011 4th IEEE International Workshop on Advances in Sensors and Interfaces (IWASI).

[11]  E. Murakami,et al.  Suppression of stress-induced voiding in copper interconnects , 2002, Digest. International Electron Devices Meeting,.

[12]  Chang-Chih Chen,et al.  A comparative study of wearout mechanisms in state-of-art microprocessors , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[13]  D. M. H. Walker,et al.  Improvement of SRAM-based failure analysis using calibrated Iddq testing , 1996, Proceedings of 14th VLSI Test Symposium.

[14]  Robert Kwasnick,et al.  Determination of CPU use conditions , 2011, 2011 International Reliability Physics Symposium.

[15]  Wojciech Maly,et al.  Yield-oriented computer-aided defect diagnosis , 1995 .

[16]  Chang-Chih Chen,et al.  Impact of NBTI/PBTIon SRAMs within microprocessor systems: Modeling, simulation, and analysis , 2013, Microelectron. Reliab..

[18]  Arnaud Virazel,et al.  Analysis of resistive-bridging defects in SRAM core-cells: A comparative study from 90nm down to 40nm technology nodes , 2010, 2010 15th IEEE European Test Symposium.

[19]  Chang-Chih Chen,et al.  MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[20]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[21]  Malgorzata Marek-Sadowska,et al.  A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Dimitrios Balobas,et al.  Design and Simulation of 6T SRAM Cell Architectures in 32nm Technology , 2016 .

[23]  Arnaud Virazel,et al.  Resistive-open defects in embedded-SRAM core cells: analysis and march test solution , 2004, 13th Asian Test Symposium.

[24]  Soonyoung Cha,et al.  Memory BIST for on-chip monitoring of resistive-open defects due to electromigration and stress-induced voiding in an SRAM array , 2014, Design of Circuits and Integrated Systems.

[25]  Zhong Guan,et al.  SRAM bit-line electromigration mechanism and its prevention scheme , 2013, International Symposium on Quality Electronic Design (ISQED).

[26]  Linda S. Milor,et al.  Built-in self test methodology for diagnosis of backend wearout mechanisms in SRAM cells , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[27]  Chang-Chih Chen,et al.  System-level modeling of microprocessor reliability degradation due to BTI and HCI , 2014, 2014 IEEE International Reliability Physics Symposium.

[28]  Chang-Chih Chen,et al.  System-level modeling and microprocessor reliability analysis for backend wearout mechanisms , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[29]  Chang-Chih Chen,et al.  Microprocessor Aging Analysis and Reliability Modeling Due to Back-End Wearout Mechanisms , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.