Statistical power supply dynamic noise prediction in hierarchical power grid and package networks

One of the most crucial high performance systems-on-chip design challenge is to front their power supply noise sufferance due to high frequencies, huge number of functional blocks and technology scaling down. Marking a difference from traditional post physical-design static voltage drop analysis, a priori dynamic voltage drop evaluation is the focus of this work. It takes into account transient currents and on-chip and package RLC parasitics while exploring the power grid design solution space: Design countermeasures can be thus early defined and long post physical-design verification cycles can be shortened. As shown by an extensive set of results, a carefully extracted and modular grid library assures realistic evaluation of parasitics impact on noise and facilitates the power network construction; furthermore statistical analysis guarantees a correct current envelope evaluation and Spice simulations endorse reliable results.

[1]  Chi-Tsung Chiu,et al.  High speed electrical performance comparison between bump with RDL and wire bond technologies , 2002, Proceedings of the 4th International Symposium on Electronic Materials and Packaging, 2002..

[2]  Ibrahim N. Hajj,et al.  Simultaneous switching noise and resonance analysis of on-chip power distribution network , 2002, Proceedings International Symposium on Quality Electronic Design.

[3]  Nanju Na,et al.  The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[4]  Madhavan Swaminathan,et al.  Modeling of realistic on-chip power grid using the FDTD method , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[5]  Hannu Tenhunen,et al.  Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits , 2001 .

[6]  W. T. Lynch,et al.  Scaling and performance implications for power supply and other signal routing constraints imposed by I/O pad limitations , 1998, Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No.98CB36211).

[7]  Kwang-Ting Cheng,et al.  Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.

[8]  N. Pham,et al.  Embedded capacitor in power distribution design of high-end server packages , 2006, 56th Electronic Components and Technology Conference 2006.

[9]  Hung-Ming Chen,et al.  Simultaneous power supply planning and noise avoidance in floorplan design , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Mariagrazia Graziano,et al.  Including Power Supply Variations into Static Timing Analysis: Methodology and Flow , 2005, Proceedings 2005 IEEE International SOC Conference.

[11]  Sani R. Nassif,et al.  Technology trends in power-grid-induced noise , 2002, SLIP '02.

[12]  Raminderpal Singh.  Power Supply Noise Analysis Methodology for DeepSubmicron VLSI Chip Design , 2002 .

[13]  Farid N. Najm,et al.  High-level current macro-model for power-grid analysis , 2002, DAC '02.

[14]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2000, DAC.

[15]  Gianluca Piccinini,et al.  An electromigration and thermal model of power wires for a priori high-level reliability prediction , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Hossein Hashemi,et al.  Power distribution fidelity of wirebond compared to flip chip devices in grid array packages , 1996 .

[17]  Sani R. Nassif,et al.  Multigrid-like technique for power grid analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[18]  Charlie Chung-Ping Chen,et al.  Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[19]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[20]  Howard H. Chen,et al.  On-chip decoupling capacitor optimization for noise and leakage reduction , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[21]  A. Deutsch,et al.  New methodology for combined Simulation of delta-I noise interaction with interconnect noise for wide, on-chip data-buses using lossy transmission-line power-blocks , 2006, IEEE Transactions on Advanced Packaging.

[22]  Rajendran Panda,et al.  Current signature compression for IR-drop analysis , 2000, Proceedings 37th Design Automation Conference.

[23]  Eby G. Friedman,et al.  Inductive characteristics of power distribution grids in high speed integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.

[24]  Eby G. Friedman,et al.  Scaling trends of on-chip power distribution noise , 2002, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.