Rail-to-Rail, Linear Hot-Electron Injection Programming of Floating-Gate Voltage Bias Generators at 13-Bit Resolution

Hot-electron injection is widely used for accurate programming of on-chip floating-gate voltage and current references. The conventional programming approach involves adapting the duration and magnitude of the injection pulses based on a predictive model which is estimated by using measured data. However, varying the pulse-widths or amplitudes introduces nonlinearity in the injection process which complicates the modeling, calibration and programming procedure. In this paper, we propose a linear hot-electron injection technique which significantly simplifies the programming procedure, and can achieve programming accuracy greater than 13-b which is limited by the thermal noise from the injection process. The procedure employs an active feedback circuit which ensures that all the nonlinear factors affecting the hot-electron injection process are held constant, thus achieving a stable and controllable injection rate. Measured results using an array of floating-gate voltage reference prototyped in a 0.5-μm standard CMOS process demonstrate that the injection rates can be controlled from 0.1 to 4.1 V for the programmable voltage range. Using 50-ms injection pulses, we show that the average injection rate can be adapted from 6.9 to 250 μV/cycle.

[1]  P. Hasler,et al.  Adaptive Algorithm Using Hot-Electron Injection for Programming Analog Computational Memory Elements Within 0.2% of Accuracy Over 3.5 Decades , 2006, IEEE Journal of Solid-State Circuits.

[2]  Gert Cauwenberghs,et al.  Floating-gate adaptation for focal-plane online nonuniformity correction , 2001 .

[3]  M. Pasotti,et al.  1 M-cell 6b/cell analog flash memory for digital storage , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  Shantanu Chakrabartty,et al.  A hybrid energy scavenging sensor for long-term mechanical strain monitoring , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[5]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.

[6]  Xinzhi Liu,et al.  Robust impulsive synchronization of uncertain dynamical networks , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Paul Hasler.  Foundations of learning in analog VLSI , 1997 .

[8]  C. Diorio,et al.  A simulation model for floating-gate MOS synapse transistors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Arindam Basu,et al.  A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Carver A. Mead,et al.  A single-transistor silicon synapse , 1996 .

[11]  Paul E. Hasler,et al.  A high-resolution non-volatile analog memory cell , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[12]  Arindam Basu,et al.  RASP 2.8: A new generation of floating-gate based field programmable analog array , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[13]  Gert Cauwenberghs,et al.  Fixed-current method for programming large floating-gate arrays , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Pamela Abshire,et al.  A floating-gate comparator with automatic offset adaptation for 10-bit data conversion , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Takashi Morie,et al.  A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolution , 2001, IEEE J. Solid State Circuits.

[16]  Paul E. Hasler,et al.  A Precision CMOS Amplifier Using Floating-Gate Transistors for Offset Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[17]  Reid R. Harrison,et al.  A CMOS programmable analog memory-cell array using floating-gate circuits , 2001 .