A 2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer

A 2-V ring-type voltage-controlled oscillator with a 643 MHz center frequency and an 89-% frequency-tuning range is designed with a constant 15-mA current consumption. A prototype achieves a measured phase noise of -108.2 dBc/Hz at 600-KHz offset and a measured differential output amplitude of 1.85 V. Both the phase noise and the output amplitude are relatively constant throughout the frequency range. A 2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer is also designed with the ring VCO embedded in the low-frequency loop. With an active chip area of 2000/spl times/1000 /spl mu/m/sup 2/, the synthesizer chip consumes 95 mW and has a measured phase noise of -112 dBc/Hz at 600-kHz offset from a 1.87-GHz center frequency.

[1]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[2]  Behzad Razavi,et al.  Challenges in the design of frequency synthesizers for wireless applications , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[3]  S. Simon Wong,et al.  Analysis and optimization of accumulation-mode varactor for RF ICs , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[4]  Hong You,et al.  Optimization of high Q integrated inductors for multi-level metal CMOS , 1995, Proceedings of International Electron Devices Meeting.

[5]  Beomsup Kim,et al.  A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .

[6]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[7]  J. Khoury,et al.  Advantages of dual-loop frequency synthesizers for GSM applications , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.