A 10b , 500-MSample / s CMOS DAC in 0 . 6 mm

A 10-b current steering CMOS digital-to-analog converter (DAC) is described, with optimized performance for frequency domain applications. For sampling frequencies up to 200 MSample/s, the spurious free dynamic range (SFDR) is better than 60 dB for signals from dc to Nyquist. For sampling frequencies up to 400 MSample/s, the SFDR is better than 55 dB for signals from dc to Nyquist. The measured differential nonlinearity and integral nonlinearity are 0.1 least significant bit (LSB) and 0.2 LSB, respectively. The circuit is fabricated in a 0.35m, single-poly, four-metal, 3.3V, standard digital CMOS process and occupies 0.6 mm2. When operating at 500 MSample/s, it dissipates 125 mW from a 3.3-V power supply. This DAC is optimized for embedded applications with large amounts of digital circuitry.

[1]  Chung-Yu Wu,et al.  A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources , 1994, IEEE J. Solid State Circuits.

[2]  P. Senn,et al.  A 27-MHz digital-to-analog video processor , 1988 .

[3]  D. Draxelmayr.  A CMOS triple 9-bit 180 MHz DAC for HDTV applications , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[4]  Chung-Yu Wu,et al.  A low glitch 10-bit 75-MHz CMOS video D/A converter , 1995 .

[5]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  J. E. Franca,et al.  A high-speed programmable CMOS interface system combining D/A conversion and FIR filtering , 1994 .

[7]  I. J. Dedic,et al.  A 10-bit high speed CMOS CAS macrocell , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[8]  P. Senn,et al.  A 130 MHz 8-Bit CMOS Video DAC for HDTV Applications , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[9]  Guido Torelli,et al.  Active compensation of parasitic capacitances in a 10 bit 50 MHz CMOS D/A converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.