Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time Quantization
暂无分享,去创建一个
[1] Nan Sun,et al. Capacitor mismatch calibration for SAR ADCs based on comparator metastability detection , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).
[2] Yuan Zhou,et al. A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.
[3] Nan Sun. Exploiting Process Variation and Noise in Comparators to Calibrate Interstage Gain Nonlinearity in Pipelined ADCs , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Un-Ku Moon,et al. Background digital calibration techniques for pipelined ADCs , 1997 .
[5] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[6] Behzad Razavi,et al. Analysis of Metastability in Pipelined ADCs , 2014, IEEE Journal of Solid-State Circuits.
[7] Un-Ku Moon,et al. Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[8] Dong Wang,et al. Background interstage gain calibration technique for pipelined ADCs , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Hae-Seung Lee,et al. Background Calibration of Pipelined ADCs Via Decision Boundary Gap Estimation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Hae-Seung Lee,et al. A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC , 2009, IEEE Journal of Solid-State Circuits.
[11] I. Galton,et al. A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.
[12] Pedro M. Figueiredo,et al. Comparator Metastability in the Presence of Noise , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] Un-Ku Moon,et al. A 10-b Ternary SAR ADC With Quantization Time Information Utilization , 2012, IEEE Journal of Solid-State Circuits.