Test, diagnosis and fault simulation of embedded RAM modules in SRAM-based FPGAs

This paper presents a unique scheme for testing and locating multiple stuck at faults in the embedded RAM modules of SRAM-based FPGAs. The RAM modules are tested using the MATS++ algorithm. The interconnection scheme makes it possible to test all the cells within the RAM modules in the FPGA in just one test configuration. We also develop a diagnosis scheme capable of locating the faulty RAM cells and the CLB in which it is located. In this research, emphasis is also laid on reducing the testing time, which is achieved by partitioning the FPGA into two halves.

[1]  Fabrizio Lombardi,et al.  Testing memory modules in SRAM-based configurable FPGAs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[2]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[3]  Jin-Fu Li,et al.  March-based RAM diagnosis algorithms for stuck-at and coupling faults , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Yervant Zorian,et al.  SRAM-Based FPGAs: Testing the Embedded RAM Modules , 1999, J. Electron. Test..

[5]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[6]  Yervant Zorian,et al.  Test pattern and test configuration generation methodology for the logic of RAM-based FPGA , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[7]  Yervant Zorian,et al.  Different experiments in test generation for XILINX FPGAs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[8]  Yervant Zorian,et al.  SRAM-based FPGA's: testing the interconnect/logic interface , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[9]  Yervant Zorian,et al.  RAM-based FPGAs: a test approach for the configurable logic , 1998, Proceedings Design, Automation and Test in Europe.

[10]  Y. Zorian,et al.  SRAM-based FPGA's: testing the LUT/RAM modules , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Sudhakar M. Reddy,et al.  A March Test for Functional Faults in Semiconductor Random Access Memories , 1981, IEEE Transactions on Computers.

[12]  Michael Hermann,et al.  Fault Modeling and Test Generation for FPGAs , 1994, FPL.

[13]  Carlos R. P. Hartmann,et al.  An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories , 1977, IEEE Transactions on Computers.

[14]  Magdy S. Abadir,et al.  Functional Testing of Semiconductor Random Access Memories , 1983, CSUR.

[15]  Ravindra Nair.  Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories" , 1979, IEEE Trans. Computers.

[16]  Stephen M. Trimberger.  Field-Programmable Gate Array Technology , 2007 .

[17]  Yervant Zorian,et al.  Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[18]  Yervant Zorian,et al.  An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family , 2000, J. Electron. Test..

[19]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[20]  Yervant Zorian,et al.  SRAM-Based FPGAs: A Fault Model for the Configurable Logig Modules , 1998, FPL.