An Efficient Algorithm for 3D NoC Architecture Optimization

[1]  Luca Benini,et al.  SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips , 2009, DATE.

[2]  Jason Cong,et al.  Thermal via planning for 3-D ICs , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[3]  R. V. Slyke,et al.  Computing minimum spanning trees efficiently , 1972, ACM Annual Conference.

[4]  Luca Benini,et al.  Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flow , 2007, Nano-Net.

[5]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[6]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Luca Benini,et al.  Synthesis of networks on chips for 3D systems on chips , 2009, 2009 Asia and South Pacific Design Automation Conference.

[8]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[9]  Bill Lin,et al.  Custom Networks-on-Chip Architectures With Multicast Routing , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Narayanan Vijaykrishnan,et al.  Interconnect and thermal-aware floorplanning for 3D microprocessors , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[11]  Donald B. Johnson,et al.  A Note on Dijkstra's Shortest Path Algorithm , 1973, JACM.

[12]  Radu Marculescu,et al.  Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures , 2003, DATE.

[13]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[14]  Kenneth S. Stevens,et al.  Link pipelining strategies for an application-specific asynchronous NoC , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[15]  Eby G. Friedman,et al.  Via placement for minimum interconnect delay in three-dimensional (3D) circuits , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[16]  Federico Angiolini,et al.  /spl times/pipes Lite: a synthesis oriented design library for networks on chips , 2005, Design, Automation and Test in Europe.

[17]  Luca P. Carloni,et al.  Networks-on-chip in emerging interconnect paradigms: Advantages and challenges , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[18]  Maolin Tang,et al.  A Slicing Structure Representation for the Multi-layer Floorplan Layout Problem , 2004, EvoWorkshops.

[19]  H. Ohta,et al.  The O-Sequence: Representation of 3D-Floorplan Dissected by Rectangular Walls , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[20]  Eby G. Friedman,et al.  3-D Topologies for Networks-on-Chip , 2007, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Axel Jantsch,et al.  3D Integration for NoC-based SoC Architectures , 2010 .

[22]  L. Benini,et al.  /spl times/pipesCompiler: a tool for instantiating application specific networks on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.