A 80-gbit/s D-type flip-flop circuit using InP HEMT technology

80-Gbit/s operation of a static D-type flip-flop (D-FF) circuit was achieved using InP-based HEMT technology, which has a cut-off frequency of 245 GHz and a transconductance of 1500 mS/mm. The circuit was designed with differential operation based on source-coupled FET logic (SCFL). To overcome deterioration of the 80-GHz clock signals in a single-ended to differential signal converter in the input buffer, a rat-race circuit was used as a converter. Measurements showed that the circuit achieved a gain of over 2 dB higher than a conventional converter using a differential pair circuit, and power consumption was reduced from 380 to 260 mW. The power supply voltage was -5.7 V, and total power consumption was 1.2 W. Since there is no commercially available 80-Gbit/s-pulse pattern generator, we developed a selector module to measure the D-FF. These measurements showed that the D-FF successfully operated at 80 Gbit/s, which is almost twice the speed reported to date.

[1]  Koichi Murata,et al.  A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-/spl mu/m GaAs MESFETs , 1996 .

[2]  J. Akagi,et al.  A 40-GHz D-type flip-flop using AlGaAs/GaAs HBT's , 1995 .

[3]  Satoshi Masuda,et al.  Over 40-Gbit/s InP HEMT ICs for Optical Communication Systems , 2003 .

[4]  M. Nishi,et al.  Stable and uniform InAlAs/InGaAs HEMT ICs for 40-Gbit/s optical communication systems , 2001, Conference Proceedings. 2001 International Conference on Indium Phosphide and Related Materials. 13th IPRM (Cat. No.01CH37198).

[5]  Lei Shan,et al.  50 Gb/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  S. Blayac,et al.  Design and measurement of very high bitrate digital ICs fabricated in InP HBT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[7]  T. Masuda,et al.  45 GHz transimpedance 32 dB limiting amplifier and 40 Gb/s 1:4 high-sensitivity demultiplexer with decision circuit using SiGe HBTs for 40 Gb/s optical receiver , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  Eiichi Sano,et al.  70-Gbit/s Multiplexer and 50-Gbit/s Decision IC Modules Using InAlAs/InGaAs/InP HEMTs , 2000 .

[9]  M. Mokhtari,et al.  100+ GHz static divide-by-2 circuit in InP-DHBT technology , 2002, 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposiu.

[10]  T. Suzuki,et al.  A 100-Gbit/s 2:1 multiplexer in InP HEMT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[11]  Koichi Murata,et al.  Very-high-speed selector IC using InP/InGaAs heterojunction bipolar transistors , 2002 .

[12]  E. Sano,et al.  A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19 Gb/s decision circuit using 0.2 /spl mu/m GaAs MESFET , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[13]  K. Ohhata,et al.  40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGe HBTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[14]  K. Murata,et al.  100-Gbit/s logic IC using 0.1-/spl mu/m-gate-length InAlAs/InGaAs/InP HEMTs , 2002, Digest. International Electron Devices Meeting,.

[15]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[16]  T. Enoki,et al.  An 80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[17]  Hans-Martin Rein,et al.  60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique , 1997 .

[18]  Z. Griffith,et al.  87 GHz static frequency divider in an InP-based mesa DHBT technology , 2002, 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposiu.

[19]  Behzad Razavi.  Clock Recovery from Random Binary Signals , 1996 .

[20]  M. Wurzer,et al.  86 GHz static and 110 GHz dynamic frequency dividers in SiGe bipolar technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[21]  J. Akagi,et al.  A 40 GHz D-type flip-flop using AlGaAs/GaAs HBTs , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[22]  Y. Nakasha,et al.  A 43 Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  Eiichi Sano,et al.  A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-/spl mu/m GaAs MESFET , 1995 .

[24]  T. Suzuki,et al.  A 90Gb/s 2:1 multiplexer IC in InP-based HEMT technology , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[25]  P. Berdaguer,et al.  InP DHBT technology and design for 40 Gbit/s full-rate-clock communication circuits , 2002, 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposiu.

[26]  T. Suzuki,et al.  Improvement of circuit-speed of HEMTs IC by reducing the parasitic capacitance , 2003, IEEE International Electron Devices Meeting 2003.

[27]  T. Takahashi,et al.  40-Gbit/s D-type flip-flop and multiplexer circuits using InP HEMT , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[28]  M. Yoneyama,et al.  A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-/spl mu/m GaAs MESFETs , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.