Fault-Tolerance in Parallel Architectures

[1]  Melvin A. Breuer,et al.  On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays , 1984, IEEE Transactions on Computers.

[2]  Chuan-lin Wu.  Interconnection Networks - Guest Editor's Introduction , 1981, Computer.

[3]  John P. Hayes,et al.  Fault-Tolerance of Dynamic-Full-Access Interconnection Networks , 1984, IEEE Transactions on Computers.

[4]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[5]  Algirdas Avizienis,et al.  Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs , 1982, IEEE Transactions on Computers.

[6]  Tse-yun Feng,et al.  A Survey of Interconnection Networks , 1981, Computer.

[7]  Mariagiovanna Sami,et al.  Reconfigurable architectures for VLSI processing arrays , 1983, Proceedings of the IEEE.

[8]  Dharma P. Agrawal,et al.  Testing and Fault Tolerance of Multistage Interconnection Networks , 1982, Computer.

[9]  Kye Sherrick Hedlund.  Wafer scale integration of configurable, highly parallel processors , 1982 .

[10]  Nian-Feng Tzeng,et al.  A fault-tolerant scheme for multistage interconnection networks , 1985, ISCA '85.

[11]  Frank Thomson Leighton,et al.  Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.

[12]  Cauligi S. Raghavendra,et al.  Gracefully Degradable Processor Arrays , 1985, IEEE Transactions on Computers.

[13]  Howard Jay Siegel,et al.  The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems , 1982, IEEE Transactions on Computers.