NBTI and Process Variations Compensation Circuits Using Adaptive Body Bias

Reliability and variability have become big design challenges facing submicrometer high-speed applications and microprocessors designers. A low area overhead adaptive body bias (ABB) circuit is proposed in this paper to compensate for negative-bias temperature instability (NBTI) aging and process variations to improve the system reliability and yield. The proposed ABB circuit consists of a threshold voltage-sensing circuit and an on-chip analog controller. In this paper, post-layout simulation results, referring to an industrial hardware-calibrated STMicroelectronics 65-nm CMOS technology transistor model, are presented. The transistor model contains process variations and NBTI aging model cards, which are declared by STMicroelectronics to be Silicon verified. Cadence RelXpert, Virtuoso Spectre, and Virtuoso UltraSim tools are used to estimate the NBTI aging and process variations impacts on a circuit block case study, extracted from a real microprocessor critical path. These results show that the proposed ABB compensates effectively for NBTI aging and process variations. For example, the proposed ABB improves the timing yield from 74.4% to 99.7% at zero aging time and from 36.6% to 97.1% at 10 years aging time. In addition, the proposed ABB increases the total yield from 67% to 99.5% at zero aging time and from 35.9% to 97.1% at 10 years aging time.

[1]  David Blaauw,et al.  Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[3]  Wei Wang,et al.  On-Chip Aging Sensor Circuits for Reliable Nanometer MOSFET Digital Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Chenming Hu,et al.  MOSFET design for forward body biasing scheme , 2006, IEEE Electron Device Letters.

[5]  Alessandro Trifiletti,et al.  A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Wanlop Surakampontorn,et al.  A new NMOS four-quadrant analog multiplier , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  S. Lakshminarayanan,et al.  Standby power reduction and SRAM cell optimization for 65nm technology , 2009, 2009 10th International Symposium on Quality Electronic Design.

[8]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[9]  John Keane,et al.  An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation , 2010, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Kaushik Roy,et al.  On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Sandeep K. Shukla,et al.  Reliability Analysis of Large Circuits Using Scalable Techniques and Tools , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[13]  Ming-Dou Ker,et al.  A new Schmitt trigger circuit in a 0.13-μm 1/2.5-V CMOS process to receive 3.3-V input signals , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[14]  Hamid Mahmoodi,et al.  Analysis of SRAM Reliability under Combined Effect of NBTI, Process and Temperature Variations in Nano-Scale CMOS , 2010, 2010 5th International Conference on Future Information Technology.

[15]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[16]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[17]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[18]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[19]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[20]  Kobchai Dejhan,et al.  OTA-based high frequency CMOS multiplier and squaring circuit , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.

[21]  Atsushi Kurokawa,et al.  Challenge: variability characterization and modeling for 65- to 90-nm processes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[22]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[24]  Ananth Somayaji Goda,et al.  Design for degradation: CAD tools for managing transistor degradation mechanisms , 2005, Sixth international symposium on quality electronic design (isqed'05).

[25]  Manoj Sachdev,et al.  Thermal and Power Management of Integrated Circuits , 2006, Series on Integrated Circuits and Systems.