Sub-10 nm Scalability of Junctionless FETs Using a Ground Plane in High-K BOX: A Simulation Study
暂无分享,去创建一个
[1] Sorin Cristoloveanu,et al. Frontiers of silicon-on-insulator , 2003 .
[2] A. Jain,et al. Investigation of the Scalability of Emerging Nanotube Junctionless FETs Using an Intrinsic Pocket , 2019, IEEE Journal of the Electron Devices Society.
[3] David Blaauw,et al. Ultralow Power Circuit Design for Wireless Sensor Nodes for Structural Health Monitoring , 2016, Proceedings of the IEEE.
[4] S. Ganguly,et al. Effect of Band-to-Band Tunneling on Junctionless Transistors , 2012, IEEE Transactions on Electron Devices.
[5] S. Deleonibus,et al. Experimental comparison between double gate, ground plane, and single gate SOI CMOSFETs , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).
[6] Chi-Woo Lee,et al. Junctionless multigate field-effect transistor , 2009 .
[7] Sung-Jin Choi,et al. Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.
[8] M. J. Kumar,et al. Controlling BTBT-Induced Parasitic BJT Action in Junctionless FETs Using a Hybrid Channel , 2016, IEEE Transactions on Electron Devices.
[9] Chi-Woo Lee,et al. Nanowire transistors without junctions. , 2010, Nature nanotechnology.
[10] Aakash Kumar Jain,et al. Realizing a Planar 4H-SiC Junctionless FET for Sub-10-nm Regime Using P+ Pocket , 2019, IEEE Transactions on Electron Devices.
[11] S. Ganguly,et al. Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling , 2011, IEEE Electron Device Letters.
[12] C. Sarkar,et al. Comparative Assesment of Ground Plane and Strained based FDSOI MOSFET , 2015 .
[13] S. Saurabh,et al. Improving the Scalability of SOI-Based Tunnel FETs Using Ground Plane in Buried Oxide , 2019, IEEE Journal of the Electron Devices Society.
[14] M. Siva,et al. The Ground Plane in Buried Oxide for Controlling Short-Channel Effects in Nanoscale SOI MOSFETs , 2008, IEEE Transactions on Electron Devices.
[15] M. J. Kumar,et al. Realizing Efficient Volume Depletion in SOI Junctionless FETs , 2016, IEEE Journal of the Electron Devices Society.
[16] A. A. Kusha,et al. Process variation study of Ground Plane SOI MOSFET , 2010, 2nd Asia Symposium on Quality Electronic Design (ASQED).
[17] Y. Omura,et al. Proposal of a partial-ground-plane (PGP) silicon-on-insulator (SOI) MOSFET for deep sub-0.1-μm channel regime , 2001, IEEE Electron Device Letters.
[18] M. J. Kumar,et al. Junctionless Field-Effect Transistors , 2019 .
[19] Jean-Pierre Colinge,et al. Self-aligned implanted ground-plane fully depleted SOI MOSFET , 1999 .
[20] R. Trevisoli,et al. Analysis of the leakage current in junctionless nanowire transistors , 2013 .
[21] Sorin Cristoloveanu,et al. Integration of buried insulators with high thermal conductivity in SOI MOSFETs: Thermal properties and short channel effects , 2005 .
[22] Shinichi Takagi,et al. Device design for subthreshold slope and threshold voltage control in sub-100-nm fully depleted SOI MOSFETs , 2004 .