A 21.68 GHz low‐power frequency synthesizer chip design with an injection‐locked frequency divider

A 21.68 GHz low-power frequency synthesizer with a LC-tank voltage-controlled oscillator (VCO) is implemented in TSMC 90 nm CMOS process.In this proposed circuit, there are three important features. The primary advantage of this circuit is the use of an all-NMOS cross-coupled Colpitts VCO, which decreases transistor parasitic capacitances and reduces phase noise. Second, an injection-locked frequency divider (ILFD) is utilized in the first divider stage to divide the high frequency signal. Third, a low supply voltage of 1.2 V is used to reduce power consumption. Measured results achieve that the locked output frequency is tunable from 21.54–21.96 GHz and the phase noise is about −97.47 dBc/Hz at 1 MHz offset from 21.68 GHz. The mixed output power spectrum at ILFD output frequency of 10.22 GHz is −2.97 dBm and the overall power consumption is 9.24 mW. Including pads, the chip area is 0.8 (0.8 × 1.0) mm2. © 2012 Wiley Periodicals, Inc. Microwave Opt Technol Lett 55:200–205, 2013; View this article online at wileyonlinelibrary.com. DOI 10.1002/mop.27229

[1]  M. Tiebout,et al.  Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS , 2001, IEEE J. Solid State Circuits.

[2]  M. Tiebout,et al.  A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider , 2004, IEEE Journal of Solid-State Circuits.

[3]  Jhin-Fang Huang,et al.  The 10 GHz wide tuning and low phase-noise PLL chip design , 2011, 2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification.

[4]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[5]  Sheng-Lyang Jang,et al.  A Differential Clapp-VCO in 0.13 $\mu{\rm m}$ CMOS Technology , 2009, IEEE Microwave and Wireless Components Letters.

[6]  Christoph Scheytt,et al.  An Integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz Frequency Synthesizer for Software-Defined Radio Applications , 2009, IEEE Journal of Solid-State Circuits.

[7]  Jri Lee,et al.  Design and analysis of a 20-GHz clock multiplication unit in 0.18-/spl mu/m CMOS technology , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[8]  Yanping Ding,et al.  A 21-GHz 8-Modulus Prescaler and a 20-GHz Phase-Locked Loop Fabricated in 130-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[9]  Jean-Fu Kiang,et al.  A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Jhin-Fang Huang,et al.  A 5.8‐GHz frequency synthesizer chip design for worldwide interoperability for microwave access application , 2011 .