Sobel edge detection processor for a real-time volume rendering system

This paper describes a novel fast and low-power Sobel edge detection processor targeted for image processing and volume rendering applications. The Sobel processor was built as a part of the real-time shear-warp factorization volume rendering system to compute a gradient. Sobel operator processor was designed and implemented in 0.18 /spl mu/m CMOS technology. Optimizations made at the mathematical model led to a simple regular architecture. High speed and low power consumption were achieved due to implementation of pipelining and parallelism at the components level. Employing the non-full swing CPL to design the Sobel processor sub-components reduced the power-delay product up to 40%. Simulation results showed that processor achieved the worst-case delay time of 4.61 ns and dissipates an average of 8.24 mW at 1.8 V and 200 MHz.

[1]  Earl E. Swartzlander,et al.  Merged arithmetic revisited , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[2]  N. Kanopoulos,et al.  Design of an image edge detection filter using the Sobel operator , 1988, IEEE J. Solid State Circuits.

[3]  Martin Margala,et al.  A novel self-repairable parallel multiplier architecture, design and test , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[4]  Kiat Seng Yeo,et al.  Low-power circuit implementation for partial-product addition using pass-transistor logic , 1999 .

[5]  James R. Armstrong,et al.  VHDL Design Representation and Synthesis , 2000 .

[6]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[7]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[8]  G. De Micheli,et al.  Circuit and architecture trade-offs for high-speed multiplication , 1991 .

[9]  Duo Sheng,et al.  Design of a 3-V 300-MHz low-power 8-b/spl times/8-b pipelined multiplier using pulse-triggered TSPC flip-flops , 2000, IEEE Journal of Solid-State Circuits.

[10]  R. G. Deshmukh,et al.  A novel fast parallel signed-digit hybrid multiplication scheme for digital systems , 2000, 2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492).

[11]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[12]  Kunihiro Asada,et al.  Design of Low Power Digital VLSI Circuits Based on a Novel Pass-Transistor Logic , 1998 .