Anomalous Punchthrough in ULSI Buried-channel P-MOSFETs
暂无分享,去创建一个
[1] K. Cham,et al. Device design for the submicrometer p-channel FET with n+polysilicon gate , 1984, IEEE Transactions on Electron Devices.
[2] K. Kanzaki,et al. Relief of hot carrier constraint on submicron CMOS devices by use of a buried channel structure , 1985, 1985 International Electron Devices Meeting.
[3] C. Dennison,et al. A novel MOS device structure with S/D contacts over oxide (COO) , 1985, 1985 International Electron Devices Meeting.
[4] M. Yanagisawa,et al. Trench transistor cell with self-aligned contact (TSAC) for megabit MOS DRAM , 1986, 1986 International Electron Devices Meeting.
[5] T.-C. Ong,et al. Modeling of substrate current in p-MOSFET's , 1987, IEEE Electron Device Letters.
[6] T. Skotnicki,et al. A new punchthrough current model based on the voltage-doping transformation , 1988 .
[7] T. Skotnicki,et al. The voltage-doping transformation: a new approach to the modeling of MOSFET short-channel effects , 1988, IEEE Electron Device Letters.
[8] T. Skotnicki,et al. Analytical study of punchthrough in buried channel P-MOSFETs , 1989 .