Acceleration of a VLIW processor with dynamic reconfiguration

Apart from prototyping, reconfigurable architectures find mainly their utility in speeding up the arithmetic or logical treatments. To achieve this goal, it is possible to use a reconfigurable architecture to discharge the processor host from the too complex treatments or for which it is not adapted. The complexity of the treatments entrusted to the coprocessor then varies according to the mode of coupling between this last and the host processor which even influences the cost of communications. This research examines the role of dynamically reconfigurable logic in systems-on-chip (SOC) design. Specifically, in this paper, we carried out the modes of coupling the dynamically configurable cluster DART with a VLIW processor. The implementation of a WCDMA receiver allowed to make qualitative study of various techniques of coupling and to evaluate the performances of the Lx/DART architecture.

[1]  Sharad Malik,et al.  Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Fadi J. Kurdahi,et al.  A framework for reconfigurable computing: task scheduling and context management , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[3]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[4]  Geoffrey Brown,et al.  Lx: a technology platform for customizable VLIW embedded processing , 2000, ISCA '00.

[5]  Davide Rizzo,et al.  A video compression case study on a reconfigurable VLIW architecture , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Olivier Sentieys,et al.  Mapping future generation mobile telecommunication applications on a dynamically reconfigurable arcidtecture , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[7]  Lionel Torres,et al.  The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems , 2001, FPL.

[8]  Andreas Moshovos,et al.  CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit , 2000, ISCA '00.