Warpage Prediction and Optimization for Embedded Silicon Fan-Out Wafer-Level Packaging Based on an Extended Theoretical Model

The fan-out package is designed to provide increased I/O density within a reduced form factor at a lower cost, as well as good electrical performance and heterogeneous integration capabilities, which has gained significant attention in recent years. However, warpage control during manufacturing process is a key character for fan-out packages. This paper focuses on the warpage prediction and optimization of embedded silicon fan-out (eSiFO) wafer-level package. An extended theoretical calculation model is applied and demonstrated, and the effects of various parameters on warpage were analyzed for optimization. By comparison with the experimental results, the finite-element modeling (FEM) simulation results and classic bimaterial model, the proposed extended theoretical calculation model is proven to be simple, fast, and effective for eSiFO wafer-level package. The effects of process steps, structural parameters, and material parameters were studied based on the extended theoretical model, and some advice on reducing warpage was given in the end. This paper offers an insight work for the warpage study of other embedded and fan-out packages.

[1]  Hung-Yuan Li,et al.  Silicon Interposer Warpage Study for 2.5D IC without TSV Utilizing Glass Carrier CTE and Passivation Thickness Tuning , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[2]  Douglas Yu,et al.  InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[3]  Jing Wang,et al.  Development of Mold Compounds With Ultralow Coefficient of Thermal Expansion and High Glass Transition Temperature for Fan-Out Wafer-Level Packaging , 2015, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  M. Wojnowski,et al.  Embedded wafer level ball grid array (eWLB) technology for system integration , 2010, 2010 IEEE CPMT Symposium Japan.

[5]  Toshihisa Nonaka,et al.  Warpage Suppression during FO-WLP Fabrication Process , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[6]  Nicholas Kao,et al.  Warpage characterization of panel Fan-out (P-FO) package , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[7]  M. Brunnbauer,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT).

[8]  F. X. Che,et al.  Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[9]  Lixi Wan,et al.  Reliability of Ultra-Thin Embedded Silicon Fan-Out (eSiFO) Package Directly Assembled on PCB for Mobile Applications , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[10]  S. Timoshenko,et al.  Analysis of Bi-Metal Thermostats , 1925 .

[11]  H. Hedler,et al.  An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.

[12]  Li Yang,et al.  Embedded Si Fan Out: A Low Cost Wafer Level Packaging Technology without Molding and De-Bonding Processes , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[13]  Daquan Yu,et al.  Embedded Silicon Fan-Out (eSiFO): A Promising Wafer Level Packaging Technology for Multi-chip and 3D System Integration , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[14]  Curtis Zwenger,et al.  Silicon Wafer Integrated Fan-out Technology , 2015 .

[15]  Rao Tummala,et al.  Future of embedding and fan-out technologies , 2017, 2017 Pan Pacific Microelectronics Symposium (Pan Pacific).

[16]  J. Bauer,et al.  From wafer level to panel level mold embedding , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[17]  Eric Beyne,et al.  Wafer reconstruction: An alternative 3D integration process flow , 2013, 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013).

[18]  Soon Wee Ho,et al.  Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.