Bridging fault extraction from physical design data for manufacturing test development
暂无分享,去创建一个
[1] D. M. H. Walker,et al. Resistive bridge fault modeling, simulation and test generation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[2] Tracy Larrabee,et al. Diagnosing realistic bridging faults with single stuck-at information , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Siyad C. Ma,et al. A comparison of bridging fault simulation methods , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[4] William P. Marnane,et al. Incoming inspection of FPGA's , 1993, Proceedings ETC 93 Third European Test Conference.
[5] Michele Favalli,et al. Parametric Bridging Fault Characterieation for the Fault Simulation of Library-Based ICs , 1992, Proceedings International Test Conference 1992.
[6] Jochen A. G. Jess,et al. An efficient CMOS bridging fault simulator: with SPICE accuracy , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Yuyun Liao,et al. Optimal voltage testing for physically-based faults , 1996, Proceedings of 14th VLSI Test Symposium.
[8] K. C. Y. Mei,et al. Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.
[9] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[10] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..
[11] Melvin A. Breuer,et al. Digital Systems Testing and Design for Testability , 1990 .
[12] Sying-Jyan Wang,et al. Test and diagnosis of faulty logic blocks in FPGAs , 1999 .
[13] Robert C. Aitken,et al. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).
[14] Charles E. Stroud,et al. BIST-based diagnostics of FPGA logic blocks , 1997, Proceedings International Test Conference 1997.
[15] Yervant Zorian,et al. Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[16] Yervant Zorian,et al. SRAM-Based FPGAs: Testing the Embedded RAM Modules , 1999, J. Electron. Test..
[17] Charles E. Stroud,et al. A method for testing partially programmable logic arrays in CPLDs , 2000, 2000 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No.00CH37057).
[18] Ping Chen,et al. Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.
[19] Charles E. Stroud,et al. Multiple fault simulation with random and clustered fault injection , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.
[20] Fabrizio Lombardi,et al. Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[21] Hideo Fujiwara,et al. Universal Fault Diagnosis for Lookup Table FPGAs , 1998, IEEE Des. Test Comput..
[22] Y. Zorian,et al. SRAM-based FPGA's: testing the LUT/RAM modules , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[23] Janak H. Patel,et al. Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).
[24] Charles E. Stroud,et al. Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[25] Steven D. Millman,et al. AN ACCURATE BRIDGING FAULT TEST PATTERN GENERATOR , 1991, 1991, Proceedings. International Test Conference.
[26] F. Joel Ferguson,et al. Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[27] Tracy Larrabee,et al. Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.
[28] Charles E. Stroud,et al. A new bridging fault model for more accurate fault behavior , 2000, 2000 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No.00CH37057).
[29] Robert C. Aitken,et al. The effect on quality of non-uniform fault coverage and fault probability , 1994, Proceedings., International Test Conference.
[30] John Paul Shen,et al. A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[31] C. Timoc,et al. Logical Models of Physical Failures , 1983, ITC.
[32] Premachandran R. Menon,et al. A Practical Approach to Fault Simulation and Test Generation for Bridging Faults , 1985, IEEE Transactions on Computers.
[33] Fabrizio Lombardi,et al. An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.
[34] Fabrizio Lombardi,et al. Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[35] Miodrag Potkonjak,et al. On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..