An Intermittent Frequency Synthesizer With Accurate Frequency Detection for Fast Duty-Cycled Receivers

An intermittent frequency synthesizer for fast duty-cycled receivers is presented in this paper. Different from state-of-art techniques which try to eliminate the initial phase error that degrades the intermittent frequency detection, a new frequency detector is proposed to maintain an accurate frequency detection regardless of the initial phase error. Moreover, an averaged fraction division scheme (AFDS) is integrated in the synthesizer to improve the frequency resolution. The frequency synthesizer is implemented and verified by using discrete devices and an FPGA. The measurement results show that the frequency detector provides a frequency detection accuracy of 0.88%, and the synthesizer achieves a frequency resolution of 0.625 MHz when controlled by a duty-cycled signal with a 6-<inline-formula> <tex-math notation="LaTeX">$\mu \text{s}$ </tex-math></inline-formula> period and a 2-<inline-formula> <tex-math notation="LaTeX">$\mu \text{s}$ </tex-math></inline-formula> time duration. The frequency synthesizer can perform an intermittent frequency hopping from 160MHz to 140MHz while requiring a period of <inline-formula> <tex-math notation="LaTeX">$430~\mu \text{s}$ </tex-math></inline-formula> without disturbing the VCO’s oscillation.

[1]  Tsung-Hsien Lin,et al.  A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops , 2010, IEEE Journal of Solid-State Circuits.

[2]  Kamal El-Sankary,et al.  A PVT-Robust Super-Regenerative Receiver with Background Frequency Calibration and Concurrent Quenching Waveform , 2019 .

[3]  Laurent Ouvry,et al.  A CMOS Duty-Cycled Coherent RF Front-End IC for IR-UWB Systems , 2015, 2015 IEEE International Conference on Ubiquitous Wireless Broadband (ICUWB).

[4]  Yuepeng Yan,et al.  A Low-Power Low-Cost GFSK Demodulator With a Robust Frequency Offset Tolerance , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  H. Suzuki,et al.  State-preserving intermittently-locked loop (SPILL) frequency synthesizer for portable radio , 1989 .

[6]  Olfa Kanoun,et al.  A Tuned-RF Duty-Cycled Wake-Up Receiver with −90 dBm Sensitivity , 2017, Sensors.

[7]  Marco Crepaldi,et al.  A 130-nm CMOS 0.007-$\hbox{mm}^{2}$ Ring-Oscillator-Based Self-Calibrating IR-UWB Transmitter Using an Asynchronous Logic Duty-Cycled PLL , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Yinxuan Lyu,et al.  High-precision differential time integrator based on time adder , 2018 .

[9]  Ching-Yuan Yang,et al.  A Fast-Locking All-Digital Phase-Locked Loop With Dynamic Loop Bandwidth Adjustment , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Dong Sam Ha,et al.  A New Approach to Low-Power and Low-Latency Wake-Up Receiver System for Wireless Sensor Nodes , 2012, IEEE Journal of Solid-State Circuits.

[11]  Arun Paidimarri,et al.  A 0.68V 0.68mW 2.4GHz PLL for ultra-low power RF systems , 2015, 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[12]  S. Gambini,et al.  A 52 $\mu$ W Wake-Up Receiver With $-$ 72 dBm Sensitivity Using an Uncertain-IF Architecture , 2009, IEEE Journal of Solid-State Circuits.

[13]  Kathleen Philips,et al.  9.8 An 860μW 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[14]  Holger Karl,et al.  A Survey of Low-Power Transceivers and Their Applications , 2015, IEEE Circuits and Systems Magazine.

[15]  Heinrich Milosiu,et al.  A 3-µW 868-MHz wake-up receiver with −83 dBm sensitivity and scalable data rate , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).