EKV MOS Transistor Model For Ultra Low-Voltage Bulk-Driven IC Design

The paper addresses a development and evaluation of well-known EKV MOS transistor model with focus on the ultra low-voltage / ultra low-power analog IC design employing rather “exotic” bulk-driven technique. The presented contribution can be viewed as an extension of already established compact simulation model with modifications to the original parameter extraction flow. The article contains a brief description of EKV model fundamentals, a novel parameter extraction flow and most importantly, the comparison of developed EKV model with the foundry-provided BSIM model (v3.3) and the experimental measurement data obtained from prototype chip samples fabricated in 130 nm CMOS technology.

[1]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[2]  Marc Pastre,et al.  Inversion factor based design methodology using the EKV MOS model , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[3]  V. Stopjaková,et al.  An ultra low-voltage rail-to-rail comparator for on-chip energy harvesters , 2019, AEU - International Journal of Electronics and Communications.

[4]  V. Stopjaková,et al.  Ultra-Low Voltage Analog IC Design: Challenges, Methods and Examples , 2018 .

[5]  Willy M. C. Sansen.  Analog Design Essentials (The International Series in Engineering and Computer Science) , 2006 .

[6]  Rao R Tummala,et al.  Moore’s Law for Packaging to Replace Moore’s Law for ICS , 2019, 2019 Pan Pacific Microelectronics Symposium (Pan Pacific).

[7]  Carlos Galup-Montoro,et al.  The Advanced Compact MOSFET (ACM) Model for Circuit Analysis and Design , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[8]  Guanhua Wang,et al.  A Low-Power High-PSRR CMOS Voltage Reference with Active-Feedback Frequency Compensation for IoT Applications , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Antonios Bazigos,et al.  FOSS EKV 2.6 parameter extractor , 2015, 2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES).

[10]  Jerry G. Fossum,et al.  GAAFET Versus Pragmatic FinFET at the 5nm Si-Based CMOS Technology Node , 2017, IEEE Journal of the Electron Devices Society.

[11]  C. McAndrew,et al.  SP-HV: A Scalable Surface-Potential-Based Compact Model for LDMOS Transistors , 2012, IEEE Transactions on Electron Devices.

[12]  D.M. Binkley,et al.  Tradeoffs and Optimization in Analog CMOS Design , 2008, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[13]  Matthias Bucher,et al.  An efficient parameter extraction methodology for the EKV MOST model , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[14]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[15]  Viera Stopjakova,et al.  EKV Transistor Model For Ultra Low-Voltage Bulk-Driven Circuits , 2019, 2019 17th International Conference on Emerging eLearning Technologies and Applications (ICETA).