High Throughput Stochastic Log-MAP Turbo-Decoder Based on Low Bits Computation
暂无分享,去创建一个
[1] Christophe Jégo,et al. Stochastic Decoding of Turbo Codes , 2010, IEEE Transactions on Signal Processing.
[2] Howard C. Card,et al. Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.
[3] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[4] Qiuting Huang,et al. Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE , 2011, IEEE Journal of Solid-State Circuits.
[5] Indrajit Chakrabarti,et al. High-throughput turbo decoder using pipelined parallel architecture and collision-free interleaver , 2012, IET Commun..
[6] Matthieu Arzel,et al. Design and FPGA implementation of stochastic turbo decoder , 2011, 2011 IEEE 9th International New Circuits and systems conference.
[7] Muhammad Awais,et al. A high throughput turbo decoder VLSI architecture for 3GPP LTE standard , 2011, 2011 IEEE 14th International Multitopic Conference.
[8] Ken Gracie,et al. Turbo and Turbo-Like Codes: Principles and Applications in Telecommunications , 2007, Proceedings of the IEEE.
[9] Indrajit Chakrabarti,et al. Design of efficient high throughput pipelined parallel turbo decoder using QPP interleaver , 2011, 2011 International Conference on Multimedia, Signal Processing and Communication Technologies.
[10] M. Jezequel,et al. Exploring Parallel Processing Levels for Convolutional Turbo Decoding , 2006, 2006 2nd International Conference on Information & Communication Technologies.
[11] Jianhao Hu,et al. High speed Turbo decoder design based on stochastic computation , 2013, 2013 International Conference on Communications, Circuits and Systems (ICCCAS).