Automatic process-oriented control circuit generation for asynchronous high-level synthesis
暂无分享,去创建一个
[2] Alexandre Yakovlev,et al. Checking signal transition graph implementability by symbolic BDD traversal , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[3] Bill Lin,et al. Control resynthesis for control-dominated asynchronous designs , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[4] Alexandre Yakovlev,et al. Basic Gate Implementation of Speed-Independendent Circuits , 1994, 31st Design Automation Conference.
[5] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[6] Scott Hauck,et al. Asynchronous design methodologies: an overview , 1995, Proc. IEEE.
[7] Jordi Cortadella,et al. An asynchronous architecture model for behavioral synthesis , 1992, [1992] Proceedings The European Conference on Design Automation.
[8] Tam-Anh Chu,et al. Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .
[9] David L. Dill,et al. Synthesis of asynchronous state machines using a local clock , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[10] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.
[11] Erik Brunvand. Translating concurrent communicating programs into asynchronous circuits , 1992 .