A 27-mW 3.6-Gb/s I/O transceiver

This paper describes a 3.6-Gbps 27-mW transceiver for chip-to-chip applications. A novel data receiving and timing recovery technique are presented with very low power penalties while maintaining high signal integrity. The input comparator filters noise with built-in bandwidth control and digital offset compensation while consuming 300 uW. Static phase offset introduced onto the charge-pump permits phase recovery with no additional power. The entire design occupies 0.2 mm/sup 2/ in a 0.18-/spl mu/m 1.8-V CMOS technology.

[1]  W. Ellersick,et al.  GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[2]  Chih-Kong Ken Yang,et al.  A low-power low-jitter adaptive-bandwidth PLL and clock buffer , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  D. Inglis,et al.  A CMOS low-power multiple 2.5-3.125-Gb/s serial link macrocellfor high IO bandwidth network ICs , 2002, IEEE Journal of Solid-State Circuits.

[4]  W.J. Dally,et al.  Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.

[5]  K. Nakamura,et al.  A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .