Performance and Area Scaling Benefits of FD-SOI Technology for 6-T SRAM Cells at the 22-nm Node

The performance and threshold voltage variability of fully depleted silicon-on-insulator (FD-SOI) MOSFETs are compared against those of conventional bulk MOSFETs via 3-D device simulation with atomistic doping profiles. Compact (analytical) modeling is then used to estimate six-transistor SRAM cell performance metrics (i.e., read and write margins, and read current) at the 22 nm CMOS technology node. The dependences of these metrics on cell ratio, pull-up ratio, and operating voltage are analyzed for FD-SOI versus bulk SRAM cells. Iso-area and iso-yield comparisons are then made to determine the yield and cell-area benefits of FD-SOI technology, respectively. Finally, the minimum operating voltages required for FD-SOI and bulk SRAM cells to meet the six-sigma yield requirement are compared.

[1]  Andrew Evert Carlson.  Device and circuit techniques for reducing variation in nanoscale SRAM , 2008 .

[2]  J. Liaw,et al.  32nm gate-first high-k/metal-gate technology for high performance low power applications , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  A. Asenov.  Simulation of Statistical Variability in Nano MOSFETs , 2007, 2007 IEEE Symposium on VLSI Technology.

[4]  M. Raymond,et al.  22 nm technology compatible fully functional 0.1 μm2 6T-SRAM cell , 2008, 2008 IEEE International Electron Devices Meeting.

[5]  T. Hiramoto,et al.  Impact of Parameter Variations and Random Dopant Fluctuations on Short-Channel Fully Depleted SOI MOSFETs With Extremely Thin BOX , 2007, IEEE Electron Device Letters.

[6]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[7]  Borivoje Nikolic,et al.  SRAM cell design considerations for SOI technology , 2009, 2009 IEEE International SOI Conference.

[8]  A. Asenov,et al.  Quantitative Evaluation of Statistical Variability Sources in a 45-nm Technological Node LP N-MOSFET , 2008, IEEE Electron Device Letters.

[9]  W. Haensch,et al.  Demonstration of highly scaled FinFET SRAM cells with high-κ/metal gate and investigation of characteristic variability for the 32 nm node and beyond , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  C. Wann,et al.  SRAM cell design for stability methodology , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[12]  R. Wong,et al.  Scaling of 32nm low power SRAM with high-K metal gate , 2008, 2008 IEEE International Electron Devices Meeting.

[13]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[14]  T. Adam,et al.  Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source/drain , 2006, 2009 Symposium on VLSI Technology.

[15]  K. Banerjee,et al.  Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability , 2008, 2008 IEEE International Electron Devices Meeting.

[16]  S. Samavedam,et al.  32nm general purpose bulk CMOS technology for high performance applications at low voltage , 2008, 2008 IEEE International Electron Devices Meeting.

[17]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[18]  Borivoje Nikolic,et al.  SRAM yield enhancement with thin-BOX FD-SOI , 2009, 2009 IEEE International SOI Conference.

[19]  G.A. Armstrong,et al.  Insights into gate-underlap design in double gate based 6-T SRAM cell for low voltage applications , 2008, 2008 IEEE International SOI Conference.

[20]  X. Garros,et al.  FDSOI devices with thin BOX and ground plane integration for 32nm node and below , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.