Time variant digital sigma-delta modulator for fractional-N frequency synthesizers
暂无分享,去创建一个
[1] Michael H. Perrott. Behavioral Simulation of Fractional-N Frequency Synthesizers and Other PLL Circuits , 2002, IEEE Des. Test Comput..
[2] Vladimir Friedman. The structure of the limit cycles in sigma delta modulation , 1988, IEEE Trans. Commun..
[3] B.-S. Song,et al. A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.
[4] Bang-Sup Song,et al. A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order ΔΣ modulator , 2000 .
[5] T. Riley,et al. Delta-sigma modulation in fractional-N frequency synthesis , 1993 .
[6] Wu Chou,et al. Dithering and its effects on sigma-delta and multistage sigma-delta modulation , 1991, IEEE Trans. Inf. Theory.