Integrated Synthetic Fourth-Order $Q$ -Enhanced Bandpass Filter With High Dynamic Range, Tunable Frequency, and Fractional Bandwidth Control

This paper demonstrates a tunable synthetic fourth-order bandpass filter (BPF) at microwave frequencies. Two parallel second-order Q-enhanced LC BPFs responses are added with the out of phase to synthesize a fourth-order BPF response. The filter is implemented in a 130-nm SiGe BiCMOS technology with a core die area of <inline-formula> <tex-math notation="LaTeX">$0.53 \times 0.7$ </tex-math></inline-formula> mm<sup>2</sup>. The filter center frequency can be tuned from 4 to 8 GHz (C-band). The filter also achieves a wide 3-dB fractional bandwidth (BW) tuning range of 2%–25%, with a passband ripple of less than 0.5 dB. The corresponding normalized dynamic range (DR) is 151–166 <inline-formula> <tex-math notation="LaTeX">$\text {dB}\cdot \text {Hz}$ </tex-math></inline-formula> owing to a switched varactor control scheme to realize a large effective tuning range with high linearity. Using the parallel synthesis approach, the filter can maintain the DR of a second-order BPF while achieving a fourth-order frequency selectivity, which is favorable compared to cascading resonators. On the lower side of the band, the filter achieves more than 65 dB of ultimate rejection. On the upper side, the rejection is more than 52 dB. The filter also employs a variable transconductor for noise-linearity tradeoff flexibility. The power consumption of the filter is 112–125 mW over the above fractional BW tuning range at the target C-band.

[1]  Ahmad Mirzaei,et al.  A Low-Power Process-Scalable Super-Heterodyne Receiver With Integrated High-$Q$ Filters , 2011, IEEE Journal of Solid-State Circuits.

[2]  Y. Tsividis,et al.  Design techniques for automatically tuned integrated gigahertz-range active LC filters , 2002 .

[3]  Jaeyoung Choi,et al.  A programmable discrete-time filter employing hardware-efficient two-dimensional implementation method , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[4]  J. Haslett,et al.  A monolithic CMOS 2368/spl plusmn/30 MHz transformer based Q-enhanced series-C coupled resonator bandpass filter , 2006, IEEE Journal of Solid-State Circuits.

[5]  Kwang-Jin Koh,et al.  Integrated Synthetic Bandstop Filters for Blocker Rejection at RF and Microwave Frequency Bands , 2016, IEEE Transactions on Microwave Theory and Techniques.

[6]  Laya Mohammadi,et al.  2–4 GHz Q-tunable LC bandpass filter with 172-dBHz peak dynamic range, resilient to +15-dBm out-of-band blocker , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[7]  Two-Stage Highly Selective Receiver Front End Based on Impedance Transformation Filtering , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Fred J. Taylor,et al.  Electronic filter design handbook , 1981 .

[9]  William B. Kuhn,et al.  Dynamic range performance of on-chip rf bandpass filters , 2003 .

[10]  Koen Mouthaan,et al.  L-band bandpass filter with high out-of-band rejection based on CMOS active series and shunt inductors , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[11]  Bram Nauta,et al.  A 0 . 3 GHz to 1 . 2 GHz tunable 4 th order switched gmC Band-Pass Filter with > 55 dB Ultimate Rejection and out-of-band IIP 3 of + 29 dBm , 2012 .

[12]  Ahmad Mirzaei,et al.  A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications , 2012, IEEE Journal of Solid-State Circuits.

[13]  Qun Jane Gu,et al.  Tunable blocker-tolerant RF front-end filter with dual adaptive notches for reconfigurable receivers , 2016, 2016 IEEE MTT-S International Microwave Symposium (IMS).

[14]  Yannis Tsividis,et al.  A Si 1.8 GHz RLC filter with tunable center frequency and quality factor , 1996, IEEE J. Solid State Circuits.

[15]  Gabriel M. Rebeiz,et al.  An N-path bandpass filter with a tuning range of 0.1–12 GHz and stopband rejection > 20 dB in 32 nm SOI CMOS , 2016, 2016 IEEE MTT-S International Microwave Symposium (IMS).

[16]  Pui-In Mak,et al.  2.4 A 0.028mm2 11mW single-mixing blocker-tolerant receiver with double-RF N-path filtering, S11 centering, +13dBm OB-IIP3 and 1.5-to-2.9dB NF , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[17]  S. Raman,et al.  A high dynamic range 4th-order 4–8 GHz Q-enhanced LC band-pass filter with 2–25% tunable fractional bandwidth , 2016, 2016 IEEE MTT-S International Microwave Symposium (IMS).

[18]  Behzad Razavi,et al.  20.8 A 20mW GSM/WCDMA receiver with RF channel selection , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[19]  Namsoo Kim,et al.  A 1.8 dB NF Blocker-Filtering Noise-Canceling Wideband Receiver With Shared TIA in 40 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[20]  Edgar Sanchez-Sinencio,et al.  A 2.7-V 1.8-GHz fourth-order tunable LC bandpass filter based on emulation of magnetically coupled resonators , 2003, IEEE J. Solid State Circuits.

[21]  Sudhakar Pamarti,et al.  26.6 A programmable receiver front-end achieving >17dBm IIP3 at <1.25×BW frequency offset , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[22]  Massoud Tohidian,et al.  A 65nm CMOS high-IF superheterodyne receiver with a High-Q complex BPF , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[23]  Hsien-Shun Wu,et al.  1.58-GHz Third-Order CMOS Active Bandpass Filter With Improved Passband Flatness , 2011, IEEE Transactions on Microwave Theory and Techniques.

[24]  William B. Kuhn,et al.  Q-enhanced LC bandpass filters for integrated wireless applications , 1998 .

[25]  Alyosha C. Molnar,et al.  A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface , 2010, IEEE Journal of Solid-State Circuits.

[26]  S.S. Wong,et al.  A 0 dB-IL, 2140/spl plusmn/30 MHz bandpass filter utilizing Q-enhanced spiral inductors in standard CMOS , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[27]  Peter R. Kinget,et al.  Low-Noise Active Cancellation of Transmitter Leakage and Transmitter Noise in Broadband Wireless Receivers for FDD/Co-Existence , 2014, IEEE Journal of Solid-State Circuits.

[28]  James F. Buckwalter,et al.  A 0.4–6-GHz 17-dBm B1dB 36-dBm IIP3 Channel-Selecting Low-Noise Amplifier for SAW-Less 3G/4G FDD Diversity Receivers , 2016, IEEE Transactions on Microwave Theory and Techniques.

[29]  Peter R. Kinget,et al.  A Switched-Capacitor RF Front End With Embedded Programmable High-Order Filtering , 2016, IEEE Journal of Solid-State Circuits.

[30]  T. Soorapanth,et al.  A 0 dB-IL, 2140/spl plusmn/30 MHz bandpass filter utilizing Q-enhanced spiral inductors in standard CMOS , 2001, VLSIC 2001.

[31]  Fadhel M. Ghannouchi,et al.  2 GHz$rm Q$-Enhanced Active Filter With Low Passband Distortion and High Dynamic Range , 2006, IEEE Journal of Solid-State Circuits.

[32]  Bram Nauta,et al.  Design of Active N-Path Filters , 2013, IEEE Journal of Solid-State Circuits.

[33]  W.B. Kuhn,et al.  A 2.5-GHz low-power, high dynamic range, self-tuned Q-enhanced LC filter in SOI , 2005, IEEE Journal of Solid-State Circuits.

[34]  B.M. Coaker,et al.  High-Power Multi-Function Radar Receiver Protection , 2006, 2006 European Radar Conference.

[35]  Sudhakar Pamarti,et al.  24.6 A time-interleaved filtering-by-aliasing receiver front-end with >70dB suppression at <4× bandwidth frequency offset , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[36]  Rinaldo Castello,et al.  SAW-less analog front-end receivers for TDD and FDD , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[37]  Yves Rolain,et al.  A 0.5 mm$^{2}$ Power-Scalable 0.5–3.8-GHz CMOS DT-SDR Receiver With Second-Order RF Band-Pass Sampler , 2010, IEEE Journal of Solid-State Circuits.

[38]  Hossein Hashemi,et al.  A 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing , 2014, IEEE Journal of Solid-State Circuits.

[39]  Hossein Hashemi,et al.  Reconfigurable Receiver With Radio-Frequency Current-Mode Complex Signal Processing Supporting Carrier Aggregation , 2015, IEEE Journal of Solid-State Circuits.

[40]  Robert Bogdan Staszewski,et al.  3.8 A fully integrated highly reconfigurable discrete-time superheterodyne receiver , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).