A Dynamic Time Evolution Method for Concurrent Device-Circuit Aging Simulations

A dynamic time evolution method is developed in this paper to implement concurrent device-circuit aging simulations. The dynamic stress on each device during operations is processed by an equivalent stress duration concept, which transfers a continuous-time-based reliability model to its incremental version. With it, the device aging parameters such as threshold voltages are calculated by implementing a given reliability equation inside a compact model. The method is implemented into an open source circuit simulator for function verifications. Aging feedback, which slows down the further aging, is naturally included. Circuit aging simulations show that an overestimation of 32% can be avoided compared to those without considering the aging feedback.

[1]  Weidong Liu,et al.  An accurate MOSFET aging model for 28 nm integrated circuit simulation , 2012, Microelectron. Reliab..

[2]  B. S. Doyle,et al.  A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices , 1990 .

[3]  S. Mahapatra,et al.  Gate Leakage vs. NBTI in Plasma Nitrided Oxides: Characterization, Physical Principles, and Optimization , 2006, 2006 International Electron Devices Meeting.

[4]  H. Reisinger,et al.  HCI vs. BTI? - Neither one's out , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[5]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[6]  Tibor Grasser,et al.  Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..

[7]  M. Alam,et al.  A Comparative Study of Different Physics-Based NBTI Models , 2013, IEEE Transactions on Electron Devices.

[8]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Keith A. Jenkins,et al.  Performance Degradation Analysis and Hot-Carrier Injection Impact on the Lifetime Prediction of $LC$ Voltage Control Oscillator , 2015, IEEE Transactions on Electron Devices.

[10]  Hans Jurgen Mattausch,et al.  Universal NBTI Compact Model for Circuit Aging Simulation under Any Stress Conditions , 2014, IEEE Transactions on Device and Materials Reliability.

[11]  Yu Cao,et al.  BTI-induced aging under random stress waveforms: Modeling, simulation and silicon validation , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  T. Grasser,et al.  Analog-circuit NBTI degradation and time-dependent NBTI variability: An efficient physics-based compact model , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[13]  J. McPherson,et al.  UNDERLYING PHYSICS OF THE THERMOCHEMICAL E MODEL IN DESCRIBING LOW-FIELD TIME-DEPENDENT DIELECTRIC BREAKDOWN IN SIO2 THIN FILMS , 1998 .

[14]  Jason C. S. Woo,et al.  Comparison of NMOS and PMOS hot carrier effects from 300 to 77 K , 1997 .

[15]  S. Mahapatra,et al.  Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.

[16]  Yu Cao,et al.  Aging Statistics Based on Trapping/Detrapping: Compact Modeling and Silicon Validation , 2014, IEEE Transactions on Device and Materials Reliability.

[17]  E. Rosenbaum,et al.  On the mechanism for interface trap generation in MOS transistors due to channel hot carrier stressing , 2000, IEEE Electron Device Letters.

[18]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[19]  R. Ranjan,et al.  Prediction of NBTI degradation for circuit under AC operation , 2010, 2010 IEEE International Reliability Physics Symposium.