Design of a reconfigurable ADC for UWB/Bluetooth radios

This paper presents the circuit implementation of a reconfigurable Analog to Digital Converter (ADC) for UWB and Bluetooth communication standards for mobile terminals. The bandwidth accuracy space is covered through smart configuration of a flexible capacitive interpolation ADC, used as stand-alone in UWB mode and as quantizer of a Sigma Delta ADC in Bluetooth mode. The ADC has been accurately modeled in Matlab/Simulink and then implemented at transistor level in a 180 nm CMOS process in the Cadence environment. The simulation results indicate that the ADC can achieve 30 dB SINAD at 528 MSPS in UWB mode, and 60 dB SINAD at 1 MSPS in Bluetooth mode.

[1]  Mohammed Ismail,et al.  Systematic Design of a Flash ADC for UWB Applications , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[2]  Mohammed Ismail,et al.  Flexible ADCs for wireless mobile radios , 2007, 2007 18th European Conference on Circuit Theory and Design.

[3]  B.P. Ginsburg,et al.  Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver , 2007, IEEE Journal of Solid-State Circuits.

[4]  Mohammed Ismail,et al.  Behavioral Modeling of a Programmable UWB/Bluetooth ADC , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[5]  Khurram Muhammad,et al.  A sigma-delta ADC with a built-in anti-aliasing filter for Bluetooth receiver in 130nm digital process , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[6]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[7]  Kyusun Choi,et al.  A power and resolution adaptive flash analog-to-digital converter , 2002, ISLPED '02.

[8]  E. Sanchez-Sinencio,et al.  A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/Bluetooth receiver , 2006, IEEE Journal of Solid-State Circuits.

[9]  M. Ismail,et al.  A low power multi-standard sigma-delta ADC for WCDMA/GSM/Bluetooth applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[10]  M. Vertregt,et al.  A 6b 1.6GSample/s flash ADC in 0.18/spl mu/m CMOS using averaging termination , 2002 .

[11]  J. Plany,et al.  A 5.75 b 350 M sample/s or 6.75 b 150 M sample/s reconfigurable flash ADC for a PRML read channel , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[12]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[13]  A. Matsuzawa,et al.  A 10 b 20 MHz 30 mW pipelined interpolating CMOS ADC , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.