A method for measuring the jitter of PLLs

Jitter of phase-locked loops (PLLs) is an important parameter of clock system in mixed-signal integrated circuits. An improved method is proposed to measure the jitter on PLLs output clock accurately. In this method, the jitter is measured by an analytic signal which is extended from the real signal of PLL output clock, and a double window functions method is used in the frequency analysis to optimize the performance. The results of simulations validate the satisfactory performance of proposed PLL jitter measurement, and the better performance compared with the other methods.

[1]  Gordon W. Roberts,et al.  A jitter characterization system using a component-invariant Vernier delay line , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Tian Xia,et al.  Time-to-voltage converter for on-chip jitter measurement , 2003, IEEE Trans. Instrum. Meas..

[3]  S. Hahn.  Hilbert Transforms in Signal Processing , 1996 .

[4]  Mani Soma,et al.  Extraction of instantaneous and RMS sinusoidal jitter using an analytic signal method , 2003 .

[5]  Abhijit Chatterjee,et al.  A high-resolution jitter measurement technique using ADC sampling , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Aubin Roy,et al.  On-chip digital jitter measurement, from megahertz to gigahertz , 2004, IEEE Design & Test of Computers.

[7]  F. Harris.  On the use of windows for harmonic analysis with the discrete Fourier transform , 1978, Proceedings of the IEEE.

[8]  Yi Cai,et al.  Jitter Testing for Gigabit Serial Communication Transceivers , 2002, IEEE Des. Test Comput..

[9]  E. Brigham,et al.  The fast Fourier transform , 2016, IEEE Spectrum.

[10]  J. Barros,et al.  Effects of Windowing on the Measurement of Harmonics and Interharmonics in the IEC Standard Framework , 2006, 2006 IEEE Instrumentation and Measurement Technology Conference Proceedings.

[11]  Salvatore Levantino,et al.  General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLL , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).