2-D Large Inverse Transform (16×16, 32×32) for HEVC (High Efficiency Video Coding)

This paper proposes a 16×16 and 32×32 inverse transform architecture for HEVC (High Efficiency Video Coding). HEVC large transform of 16×16 and 32×32 suffers from huge computational complexity. To resolve this problem, we proposed a new large inverse transform architecture based on hardware reuse. The processing element is optimized by exploiting fully recursive and regular butterfly structure. To achieve low area, the processing element is implemented by shifters and adders without multiplier. Implementation of the proposed 2-D inverse transform architecture in 0.18 ㎛ technology shows about 300 ㎒ frequency and 287 Kgates area, which can process 4K (3840×2160)@ 30 fps image.

[1]  Yizhong Liu,et al.  A Novel Spiral-Type Motion Estimation Architecture for H.264/AVC , 2010 .

[2]  Yongdong Zhang,et al.  High Efficiency Video Coding: High Efficiency Video Coding , 2014 .

[3]  Yeong-Kang Lai,et al.  A reconfigurable IDCT architecture for universal video decoders , 2010, IEEE Transactions on Consumer Electronics.

[4]  Chan-Ho Lee Smart Bus Arbiter for QoS control in H.264 decoders , 2011 .

[5]  Hsi-Chin Hsin,et al.  High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation , 2006, 2006 Seventh International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT'06).

[6]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[7]  Antti Hallapuro,et al.  Low complexity video coding and the emerging HEVC standard , 2010, 28th Picture Coding Symposium.

[8]  Heiko Schwarz,et al.  Highly efficient video coding based on quadtree structures, improved motion compensation, and probability interval partitioning entropy coding , 2011, 2011 14th ITG Conference on Electronic Media Technology.

[9]  In Man Kang,et al.  Small-Signal Modeling of Gate-All-Around (GAA) Junctionless (JL) MOSFETs for Sub-millimeter Wave Applications , 2012 .

[10]  Jiun-In Guo,et al.  A performance-aware IP core design for multimode transform coding using scalable-DA algorithm , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Liang-Gee Chen,et al.  Reconfigurable discrete cosine transform processor for object-based video signal processing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).