论文信息 - A quadrature direct digital downconverter

A quadrature direct digital downconverter

A quadrature direct digital down converter (DDD) is presented. The converter has a continuous time /spl Delta//spl Sigma/ noise shaping loopfilter with a quadrature bandpass characteristic. Through the integration of mixers in the AD converter, RF input signals in the range 0.3-1.6 GHz can be downconverted to a digital I and Q output stream at a bit rate of 128 MHz. The circuit is designed as a front-end for low power receivers with a 2 MHz wide IF bandwidth centered around 4 MHz. The converter, integrated in a 0.25 /spl mu/m CMOS technology, consumes 14 mW from a 2 V supply.

P. Coppejans | M. Steyaert | P. Vancorenland | W. de Cock

[1] Asad A. Abidi,et al. A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS. II. Receiver design , 1998, IEEE J. Solid State Circuits.

[2] Van Der Zwan. A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .

[3] Asad A. Abidi,et al. A Single-Chip 900-MHz Spread-Spectrum Wireless Transceiver in 1m CMOS — Part II : Receiver Design , 1998 .

[4] E.J. van der Zwan,et al. A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5] A. Sedra,et al. Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[6] Asad A. Abidi,et al. A single-chip 900-MHz spread-spectrum wireless transceiver in 1-/spl mu/m CMOS. I. Architecture and transmitter design , 1998 .