Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC

The design issues of a single-transistor-control (STC) low-drop-out (LDO) based on flipped voltage follower is discussed in this paper, in particular the feedback stability at different conditions of output capacitors, equivalent series resistances (ESRs) and load current. Based on the analysis, an STC LDO was implemented in a standard 0.35-mum MOS technology. It is proven experimentally that the LDO provides stable voltage regulation at a variety of output-capacitor/ESR conditions and is also stable in no output capacitor condition. The preset output voltage, minimum unregulated input voltage, maximum output current at a dropout voltage of 200 mV, ground current and active chip area are 1 V, 1.2 V, 50 mA, 95 muA, and 140 mum times 320 mum, respectively. The full-load transient response in the no output capacitor case is faster than a micro second and is about 300 ns.

[1]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[2]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[3]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[4]  R.G. Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Juan Antonio Gómez Galán,et al.  Low-power low-voltage analog electronic circuits using the flipped voltage follower , 2002, Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on.

[6]  Ka Nang Leung,et al.  Analysis of low-dropout regulator topologies for low-voltage regulation , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[7]  R.G. Carvajal,et al.  Comparison of conventional and new flipped voltage structures with increased input/output signal swing and current sourcing/sinking capabilities , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[8]  Gabriel A. Rincon-Mora,et al.  Cancellation of load regulation in low drop-out regulators , 2002 .

[9]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[10]  F. Rodes,et al.  4 V, 5 mA low drop-out regulator using series-pass n-channel MOSFET , 1999 .

[11]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  P. Allen,et al.  Optimized frequency-shaping circuit topologies for LDOs , 1998 .

[13]  José Silva-Martínez,et al.  A frequency compensation scheme for LDO voltage regulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[15]  Shen-Iuan Liu,et al.  CMOS low dropout linear regulator with single Miller capacitor , 2006 .