Symbolic computation of logic implications for technology-dependent low-power synthesis
暂无分享,去创建一个
[1] Louise Trevillyan,et al. Global Flow Analysis in Automatic Logic Design , 1986, IEEE Transactions on Computers.
[2] Masahiro Fujita,et al. Advanced Verification Techniques Based on Learning , 1995, 32nd Design Automation Conference.
[3] Enrico Macii,et al. A Symbolic Method To Reduce Power Consumption Of Circuits Containing False Paths , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[4] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[5] Premachandran R. Menon,et al. Multi-level Logic Optimization By Implication Analysis , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[6] Sharad Malik,et al. Technology Mapping for Low Power , 1993, DAC 1993.
[7] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[8] Chi-Ying Tsui,et al. Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.
[9] Hugo De Man,et al. Low-power driven technology mapping under timing constraints , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[10] Kwang-Ting Cheng,et al. Sequential logic optimization by redundancy addition and removal , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[11] B. Wurth,et al. Reducing power dissipation after technology mapping by structural transformations , 1996, 33rd Design Automation Conference Proceedings, 1996.
[12] Sharad Malik,et al. Technology Mapping for Low Power , 1993, 30th ACM/IEEE Design Automation Conference.
[13] S. Yang,et al. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .