Part I: Impact of Field-Induced Quantum Confinement on the Subthreshold Swing Behavior of Line TFETs

Trap-assisted tunneling (TAT) is a major hurdle in achieving a sub-60-mV/decade subthreshold swing (SS) in tunnel field-effect transistors (TFETs). This paper presents an insight into the TAT process in the presence of field-induced quantum confinement (FIQC) in line TFETs. We show that the SS degradation in line TFETs is mainly caused by TAT through traps located in the bulk of the semiconductor nearby the gate dielectric. For an Si n-type TFET, the energy quantization in the conduction band is found to suppress the TAT through the interface-region traps by several orders of magnitude and delay the TAT through bulk traps nearby the gate dielectric with several hundreds of millivolts. The trap levels closer to the conduction band were found to be the most efficient for TAT in this n-TFET. The FIQC onset voltage shift in TAT through bulk taps is found to be smaller than the band-to-band tunneling (BTBT) shift, enhancing the effective SS degradation in TFETs. We therefore show that it is equally important to include the FIQC effect when calculating TAT as when calculating BTBT generation rates.

[1]  F. Stern,et al.  Electronic properties of two-dimensional systems , 1982 .

[2]  D. Esseni,et al.  Impact of interface traps on the IV curves of InAs Tunnel-FETs and MOSFETs: A full quantum study , 2012, 2012 International Electron Devices Meeting.

[3]  Rita Rooyackers,et al.  Fabrication and Analysis of a Heterojunction Line Tunnel FET , 2014 .

[4]  A Low Voltage Steep Turn-Off Tunnel Transistor Design , 2009, 2009 International Conference on Simulation of Semiconductor Processes and Devices.

[5]  P. Fay,et al.  InGaAs/InP Tunnel FETs With a Subthreshold Swing of 93 mV/dec and $I_{\rm ON}/I_{\rm OFF}$ Ratio Near $\hbox{10}^{6}$ , 2012, IEEE Electron Device Letters.

[6]  A. M. Ionescu,et al.  Tunnel-FET architecture with improved performance due to enhanced gate modulation of the tunneling barrier , 2011, 69th Device Research Conference.

[7]  Jan Vanhellemont,et al.  Comparative Study of Carrier Lifetime Dependence on Dopant Concentration in Silicon and Germanium , 2007 .

[8]  D. Leonelli,et al.  Optimization of Gate-on-Source-Only Tunnel FETs With Counter-Doped Pockets , 2012, IEEE Transactions on Electron Devices.

[9]  S. Laux,et al.  Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys , 1996 .

[10]  Trap-Assisted Tunneling in Vertical Si and SiGe Hetero-Tunnel-FETs , 2012, 2012 International Silicon-Germanium Technology and Device Meeting (ISTDM).

[11]  M. Oehme,et al.  Silicon tunneling field-effect transistors with tunneling in line with the gate field , 2013, IEEE Electron Device Letters.

[12]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[13]  N. S. Saks,et al.  Theory and measurement of quantization effects on SiSiO2 interface trap modeling , 1992 .

[14]  Rita Rooyackers,et al.  Part II: Investigation of Subthreshold Swing in Line Tunnel FETs Using Bias Stress Measurements , 2013, IEEE Transactions on Electron Devices.

[15]  Suman Datta,et al.  Temperature-Dependent $I$– $V$ Characteristics of a Vertical $\hbox{In}_{0.53}\hbox{Ga}_{0.47}\hbox{As}$, 2010, IEEE Electron Device Letters.

[16]  D. E. Nikonov,et al.  Uniform methodology for benchmarking beyond-CMOS logic devices , 2012, 2012 International Electron Devices Meeting.

[17]  K. Kao,et al.  A Simulation Study on Process Sensitivity of a Line Tunnel Field-Effect Transistor , 2013, IEEE Transactions on Electron Devices.

[18]  Guido Groeseneken,et al.  Impact of field-induced quantum confinement in tunneling field-effect devices , 2011 .

[19]  A. Seabaugh,et al.  Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μA/μm at VDS = 0.5 V , 2012, 2012 International Electron Devices Meeting.