论文信息 - A 14b 20mW 640MHz CMOS CT /spl Delta//spl Sigma/ ADC with 20MHz Signal Bandwidth and 12b ENOB

A 14b 20mW 640MHz CMOS CT /spl Delta//spl Sigma/ ADC with 20MHz Signal Bandwidth and 12b ENOB

A 3rd-order single-loop CT DeltaSigma modulator with a 4b internal quantizer operating at 640MHz achieves 76dB SNR, -78dB THD, and 74dB SINAD in a 20MHz signal bandwidth with an OSR of 16. The modulator operates between 20 to 40MS/S output data rate and dissipates 20mW from a 1.2V supply at 40MS/S. The degradation of stability due to excess loop delay is solved with a quantizer feedback architecture

[1] G. Temes. Delta-sigma data converters , 1994 .

[2] E. Sánchez-Sinencio,et al. Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[3] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .

[4] W. Martin Snelgrove,et al. Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[5] A. Torralba,et al. A 4.7mW 89.5dB DR CT complex /spl Delta//spl Sigma/ ADC with built-in LPF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..