A Built-In Self-Test (BIST) Technique for Single-Event Testing in Digital Circuits

A built-in self-test technique for testing digital logic circuits for single-events has been developed. The BIST technique can be used for single-event testing in any conventional laboratory to evaluate the circuit level response to SEs. Experimental and simulation results for multiple technology nodes show the feasibility of this approach to test circuits, with the added advantages of reduced testing time and cost.

[1]  P.H. Eaton,et al.  Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.

[2]  K. Avery,et al.  Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.

[3]  P. H. Eaton,et al.  SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design , 2005 .

[4]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  R. Velazco,et al.  Injecting single event upsets in a digital signal processor by means of direct memory access requests: a new method for generating bit flips , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[6]  Paul E. Dodd,et al.  Device simulation of charge collection and single-event upset , 1996 .

[7]  B. Narasimham,et al.  On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.

[8]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[9]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .

[10]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.

[11]  Kartik Mohanram,et al.  Cost-effective radiation hardening technique for combinational logic , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[12]  N. Leland,et al.  Frequency dependence of soft error rates for sub-micron CMOS technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[13]  Edward J. McCluskey,et al.  Linear Feedback Shift Register Design Using Cyclic Codes , 1988, IEEE Trans. Computers.

[14]  P. Eaton,et al.  Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes , 2005, IEEE Transactions on Nuclear Science.

[15]  A. H. Johnston.  Radiation effects in advanced microelectronics technologies , 1997 .

[16]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[17]  V. Srinivasan,et al.  Single-event mitigation in combinational logic using targeted data path hardening , 2005, IEEE Transactions on Nuclear Science.

[18]  Bharat L. Bhuva,et al.  Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .

[19]  P. Dodd,et al.  Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.