Effect of Aging on Power Integrity and Conducted Emission of Digital Integrated Circuits
暂无分享,去创建一个
[1] A. Boyer,et al. Characterization of the Evolution of IC Emissions After Accelerated Aging , 2009, IEEE Transactions on Electromagnetic Compatibility.
[2] J. W. McPherson. Reliability Trends with Advanced CMOS Scaling and The Implications for Design , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[3] Madhavan Swaminathan,et al. Power Integrity Modeling and Design for Semiconductors and Systems , 2007 .
[4] M. White. Scaled CMOS Technology Reliability Users Guide , 2010 .
[5] A. Boyer,et al. Characterizing integrated circuit susceptibility with on-chip sensors , 2012, 2012 Asia-Pacific Symposium on Electromagnetic Compatibility.
[6] V. Reddy,et al. A comprehensive framework for predictive modeling of negative bias temperature instability , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.
[7] L Dreux. MODELS OF INTEGRATED CIRCUITS FOR EMI BEHAVIORAL SIMULATION , 1997 .
[8] I. Montanari,et al. Impact of thermal stress on the characteristics of conducted emissions , 2008, 2008 IEEE International Symposium on Electromagnetic Compatibility.
[9] Sonia Ben Dhia,et al. Electromagnetic Compatibility of Integrated Circuits: Techniques for low emission and susceptibility , 2006 .
[10] Sarita V. Adve,et al. The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.