论文信息 - Two-step reset method for energy-efficient SAR ADC switching schemes

Two-step reset method for energy-efficient SAR ADC switching schemes

The impact of the reset energy on the overall energy efficiency of an successive-approximation register (SAR) ADC is examined for some recently reported switching schemes. The reset energy can several times exceed the switching energy drawn from the reference during conversion. The simple method based on the optimal capacitor charging is proposed. By utilising of two-step switching during the reset phase, the total energy consumption of the DAC's capacitive matrix can be decreased by ∼20%.

Dmitry Osipov | St. Paul

[1] Maysam Ghovanloo,et al. Energy-efficient switching scheme in SAR ADC for biomedical electronics , 2015 .

[2] Xingyuan Tong,et al. 98.8% switching energy reduction in SAR ADC for bioelectronics application , 2015 .

[3] Franco Maloberti,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[4] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5] Zhangming Zhu,et al. V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[6] P. M. Mostov,et al. Optimum Capacitor Charging Efficiency for Space Systems , 1961, Proceedings of the IRE.

[7] Nan Sun,et al. SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .

[8] Yvonne Y. H. Lam,et al. Low-energy and area-efficient tri-level switching scheme for SAR ADC , 2012 .

[9] Josef A. Nossek,et al. Optimal charging of capacitors , 2000 .

[10] Zhangming Zhu,et al. A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-$\mu{\rm m}$ CMOS for Medical Implant Devices , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11] Yo-Sheng Lin,et al. 7.2 mW CMOS low-noise amplifier with 17.3 dB gain and 7.7 dB NF for 76–77 GHz long-range and 77–81 GHz short-range automotive radars , 2016 .