A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain

A process-variation resilient current mode logic (CML) is presented. The proposed CML employs time-reference-based adaptive biasing chain with replica load to address performance degradation over the process variations. It adjusts variable load resistor to simultaneously regulate time constant, voltage swing, level shifting, and DC gain. The prototype demonstrates the process-variation resiliency of the proposed solution by showing performance degradation over the process corners. Over 20% of polygate resistance variation, the proposed CML suppresses the degradation of speed and rms jitter less than 4.3% and 0.15 ps while conventional CML results in 13% and 3.8-ps degradation, respectively.

[1]  Lee-Sup Kim,et al.  A 0.18/spl mu/m CMOS 10Gb/s 1:4 DEMUX using replica-bias circuits for optical receiver , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[2]  Jri Lee,et al.  A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[3]  Jri Lee,et al.  A 2$\,\times\,$ 25-Gb/s Receiver With 2:5 DMUX for 100-Gb/s Ethernet , 2010, IEEE Journal of Solid-State Circuits.

[4]  Sorin P. Voinigescu,et al.  A 60 mW per lane, 4 x 23-Gb/s 27-1 PRBS generator , 2006 .

[5]  Deog-Kyoon Jeong,et al.  A Fully Integrated 0.13- $\mu$m CMOS 40-Gb/s Serial Link Transceiver , 2009, IEEE Journal of Solid-State Circuits.

[6]  Sudipto Chakraborty,et al.  Process compensated low power LO divider chain with asynchronous odd integer 50% duty cycle CML dividers , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Thomas Toifl,et al.  A 22-gb/s PAM-4 receiver in 90-nm CMOS SOI technology , 2006, IEEE Journal of Solid-State Circuits.

[8]  J. Silva-Martinez,et al.  A Bang-Bang Clock and Data Recovery Using Mixed Mode Adaptive Loop Gain Strategy , 2013, IEEE Journal of Solid-State Circuits.

[9]  S.P. Voinigescu,et al.  A 60 mW per Lane, 4$,times,$23-Gb/s 2$ ^7 -$1 PRBS Generator , 2006, IEEE Journal of Solid-State Circuits.

[10]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  Masayuki Mizuno,et al.  A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.

[12]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .