10 GB/s bit-synchronizer circuit with automatic timing alignment by clock phase shifting using quantum-well AlGaAs/GaAs/AlGaAs
暂无分享,去创建一个
[1] Myung-Hyun Lee,et al. Self-correcting clock recovery circuit with improved jitter performance , 1987 .
[2] M. Berroth,et al. 11.6 Gbps 1:4 demultiplexer using double pulse doped quantum well GaAs/AlGaAs transistors , 1991 .
[4] S. Whitt. Automatic timing alignment for regenerative repeaters , 1985 .
[5] T. Jakobus,et al. E-Beam Direct-Write in a Dry-Etched Recess Gate HEMT Process for GaAs/AlGaAs Circuits , 1990 .
[6] P. O'Connor,et al. A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .
[7] Erdal Panayirci,et al. Analysis of a serial symbol timing recovery technique employing Exclusive-OR circuit , 1990, IEEE Trans. Commun..
[8] K. Yamaguchi,et al. Smart optical receiver with automatic decision threshold setting and retiming phase alignment , 1989 .
[9] Hans Ransijn,et al. A 2.5 Gb/s GaAs Clock and Data Regenerator I.C. , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.
[10] M. Ludwig,et al. 8•2 GHz bandwidth monolithic integrated optoelectronic receiver using MSM photodiode and 0•5 μm recessed-gate AlGaAs/GaAs HEMTs , 1991 .
[11] C. Hogge. A self correcting clock recovery curcuit , 1985, Journal of Lightwave Technology.